




KEY F A52 → KEY RES DATA
 E B04 →
 D A61 →
 C A62 →
 B A60 →
 A A23 →
 9 A28 →
 8 A59 →
 7 A17 →
 6 A11 →
 5 A14 →
 4 A07 →
 3 A08 →
 2 A18 →
 1 A22 →
 0 A19 →
 KEY Q
 A51 → KEY ACTIVE
 A44 → KEY DATA CLOCK
 B37 → COPS/CLEAR
 B35 → START CLOCK
 B32 → COPS DISP CYCLE
 B34 → COPS LOAD CYCLE
 B14 → -GATE HEX TO B
 A43 → GATE HEX TO BUS
 A27 → GATE HEX TO IAR
 A24 → CLEAR BUS T7
 B09 → GATE DES TO BUS
 A25 → GATE HEX TO ACC
 F-J (+) → CLEAR MODE
 A36 → CLEAR MODE


CONSOLE MODE SW A16 →
 PHASA A32 →
 T2 B12 →
 +START 3-A →
 +DISPLAY 3-B →
 +LOAD STG 3-C →
 -LOAD IAR 3-D →
 -LOAD ACC 3-E →
 RUN MODE B11 →
 +CLEAR SP MODE 2-S →
 CLEAR STOR SW A45 →
 -DC RESET P2 3-H →



 COMPUTER HARDWARE INC.
 DRAWING NO. 2154
 SHEET 1 OF 5
 REV. J




X COMPUTER HARDWARE INC.
 DRAWING NO. 2154
 SHEET 5 OF 5
 DATE 11/1/54








INTERRUPT CONTROL


X COMPUTER HARDWARE INC
 PROJECT NO. 2157
 SHEET 4 OF 9
 DATE 10/15/71


1
2
3
4

A
B
C
D



INTERROPT CONTROL


X COMPUTER HARDWARE INC
 SC 2157
 SHEET 5 OF 9
 F




(MASK OPTION)
 INTERRUPT CONTROL

4 3 2

A B C D




(MASK OPTION)
INTERRUPT CONTROL



4 3 2 1

D C B A

SC 2157



SIGNAL

CONNECTIONS

AC PWR ON RESET	XX -	B18-40,
ACC = 0	10 -	A10-62, A15-49,
ACC BIT 0	10 +	A10-48, A13-11, B08-1, B15-4,
ACC BIT 0 SERIAL IN	15 +	A10-29, A15-58,
ACC BIT 1	10 +	A10-53, A13-38, B08-3, B15-58,
ACC BIT 2	10 +	A10-25, B08-6,
ACC BIT 3	10 +	A10-43, B08-8,
ACC BIT 4	10 +	A10-37, B08-31,
ACC BIT 5	10 +	A10-60, B08-36,
ACC BIT 6	10 +	A10-15, B08-13,
ACC BIT 7	10 +	A10-17, B08-16,
ACC BIT 8	10 +	B09-19, B10-7,
ACC BIT 9	10 +	B09-14, B10-9,
ACC BIT 0 = DRG BIT 0	13 -	A13-12, B15-24,
ACC BIT 10	10 +	B09-3, B10-11,
ACC BIT 11	10 +	B09-5, B10-13,
ACC BIT 12	10 +	B09-13, B10-23,
ACC BIT 13	10 +	B09-16, B10-31,
ACC BIT 14	10 +	B09-1, B10-6,
ACC BIT 15	10 +	A15-15, B09-12, B10-41,
ACC BIT 15 SERIAL IN	15 +	B10-2, B15-30,
ACC S0	15 +	A10-42, A15-39,
ACC S1	15 +	A10-39, A15-53,
ACT LVL A	20 -	A18-44, A20-13,
ACT LVL B	20 -	A20-23,

DASH	FILE NUMBER	DRAWN I. DRAW ORIGINATOR TOM WALTERS	CHECKED A. FREDELL 1ST/REV RLSE APPROVAL J. ROYER	1ST RLSED REV RLSED 8-8-75	<p><small>THIS PRINT CONTAINS PROPRIETARY INFORMATION. REPRODUCTION OF THIS PRINT OR ANY INFORMATION CONTAINED HEREIN OR TRANSMISSION BY ANY METHOD IS PROHIBITED FOR UNAUTHORIZED PERSONS WITHOUT THE WRITTEN PERMISSION FROM COMPUTER HARDWARE INC.</small></p> 
------	-------------	---	--	----------------------------------	---

SIGNAL

CONNECTIONS

ACT LVL 0	20 -	A20-29,
ACT LVL 1	20 -	A20-33,
ACT LVL 2	20 -	A20-52,
ACT LVL 3	20 -	A20-28,
ACT LVL 4	20 -	A20-35,
ACT LVL 5	20 -	A20-47,
ADDOP	17 +	A15-12, A17-59, B13-48,
ADV CS CLOCK	11 +	A17-26, B08-41, B09-40, B11-13, B12-37, B13-35, B14-44,
ADV IAR GATE	16 +	A09-37, B16-17,
ADV IAR 0-7	9 +	A08-41, A09-14,
ADV TCP	12 +	A12-37, A16-56, A17-42,
ALU = 0	10 -	A13-29, B10-10,
ALU A=B	10 +	A10-41, A13-56,
ALU BIT 0	10 +	A10-26, A13-28, B15-51,
ALU CARRY OUT	13 +	A13-10, B15-45,
ALU CN	13 -	A13-16, B10-15,
ALU CN+4	10 -	A10-27, A13-9,
ALU MODE	15 +	A10-6, A15-50,
ALU OVFL	15 +	B15-27,
ALU SUB	15 +	A13-8, B15-18,
ALU S0	15 +	A10-44, A15-13,
ALU S1	15 +	A10-24, A15-56,
ALU S2	15 +	A10-10, A15-7,
ALU S3	15 +	A10-18, A15-45,
AND	17 -	A15-43, B17-9,

DASH	FILE NUMBER	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>THIS PRINT CARRYING INFORMATION IS THE PROPERTY OF COMPUTER HARDWARE INC. IT IS TO BE KEPT IN CONFIDENTIALITY AND NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF COMPUTER HARDWARE INC.</small>
		ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



SIGNAL		CONNECTIONS
AREA 0	18 -	B14-23, B18-1,
AREA 7	18 -	A14-45, B18-39, B20-51,
BSC	17 -	A15-32, B13-51, B16-31, B17-16,
BSI	17 -	A17-5, B13-49, B14-34, B15-46, B16-48,
BSIE	17 +	A17-58, B16-6,
BUS BIT 0	+	A08-24, A10-30, A11-38,
BUS BIT 1	+	A08-20, A10-12, A11-33,
BUS BIT 2	+	A08-22, A10-32, A11-36,
BUS BIT 3	+	A08-26, A10-36, A11-31,
BUS BIT 4	+	A08-28, A10-54, A11-19,
BUS BIT 5	+	A08-25, A10-52, A11-14,
BUS BIT 6	+	A08-48, A10-11, A11-17,
BUS BIT 7	+	A08-27, A10-13, A11-12,
BUS BIT 8	+	A09-36, A12-28, B10-16, B13-20,
BUS BIT 9	+	A09-33, A12-29, B10-24, B13-46,
BUS BIT 10	+	A09-26, A12-23, B10-12, B13-24,
BUS BIT 11	+	A09-29, A12-21, B10-18, B13-32,
BUS BIT 12	+	A09-24, B10-4, B12-46, B13-42,
BUS BIT 13	+	A09-23, A12-39, B10-3, B13-37,
BUS BIT 14	+	A09-21, B10-8, B12-53, B13-33,
BUS BIT 15	+	A09-20, A12-19, B10-5, B13-39,
CARRY	13 -	A15-60, B13-1,
CARRY TO ALU	15 +	A13-14, A15-37,
CCC = 0	13 -	A16-33, B13-30, B15-41, B17-15,
CCC = 1	13 -	A15-28, A17-34, B13-25, B16-57,

DASH	-----	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>THIS PRINT CONTAINS PROPRIETARY INFORMATION. REPRODUCTION OF THE WHOLE OR ANY INFORMATION CONTAINED HEREIN FOR THE MANUFACTURE OF ANY ARTICLE OR MATERIAL FOR INCLUSION IN OTHERS IS STRICTLY PROHIBITED WITHOUT THE PERMISSION FROM COMPUTER HARDWARE INC.</small>
	-----	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



TYPE-SIZE
SADWG. NO.
2342REV.
E

TITLE

SIGNAL LIST 2131 CPU CAGE

SHEET

4 of 42

SIGNAL

CONNECTIONS

CD BIT 0	8 -	A08-50, A21-26,
CD BIT 1	8 -	A08-45, A21-28,
CD BIT 2	8 -	A08-43, A21-30,
CD BIT 3	8 -	A08-57, A21-32,
CD BIT 4	8 -	A08-53, A21-34,
CD BIT 5	8 -	A08-55, A21-36,
CD BIT 6	8 -	A08-51, A21-38,
CD BIT 7	8 -	A08-49, A21-40,
CD BIT 8	9 -	A09-61, A21-42,
CD BIT 9	9 -	A09-57, A21-44,
CD BIT 10	9 -	A09-52, A21-46,
CD BIT 11	9 -	A09-54, A21-48,
CD BIT 12	9 -	A09-49, A21-50,
CD BIT 13	9 -	A09-17, A21-52,
CD BIT 14	9 -	A09-55, A21-54,
CD BIT 15	9 -	A09-51, A21-56,
CD BIT 16	11 -	A21-58, B11-49,
CD BIT 17	12 -	A12-54, A21-60,
CES 8	XX -	A14-16,
CES 9	XX -	A14-28,
CES 10	XX -	A14-5,
CES 11	XX -	A14-22,
CES 12	XX -	A14-56,
CES 13	XX -	B14-5,
CES 14	XX -	B14-8,

DASH	FILE NUMBER	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>THIS PRINT CONTAINS PROPRIETARY INFORMATION. REPRODUCTION OF THIS PRINT OR ANY INFORMATION CONTAINED HEREIN OR TRANSMISSION BY ANY MEANS IS STRICTLY PROHIBITED WITHOUT THE EXPRESS WRITTEN PERMISSION FROM COMPUTER HARDWARE INC.</small>
		ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



COMPUTER
HARDWARE
INC.

SIGNAL

CONNECTIONS

CES 15	XX -	B14-18,
CHECK STOP S-111	22 -	A18-10, A22-43, B19-39,
CLEAR BUS T7	19 -	A19-24, B16-36,
CLEAR MODE	19 -	A19-36,
CLEAR STG S-304	22 -	A19-45, B22-23,
CLOCK SBR 0- 7	19 +	A08-46, B19-23,
CLOCK SBR 8-15	19 +	A09-56, B19-28,
CMP CHK	17 -	A17-6, B19-24,
CMP CHK IND	17 -	A17-28, B22-49,
CMPOP	17 +	A13-30, A15-44, A17-62, B16-53,
COMP EQUAL	13 +	A13-61, B16-8,
COMP EQUAL	13 -	A13-57,
COMP LESS OR EQUAL	13 +	A13-37, B16-22,
COND RUN	17 +	A17-50, B19-45,
CONS INT S-310	22 -	A19-15, B22-34,
CONSOLE INT	19 -	A19-29,
CONSOLE S-112	22 -	A17-25, A19-16, B22-15,
CONTROL	18 -	B18-28, B20-50,
COPS DISP CYCLE	19 -	B17-52, B19-32,
COPS LOAD CYCLE	19 -	B19-34,
COPS+CLEAR	19 -	B11-55, B14-49, B15-6, B16-1, B17-11, B19-37,
CPU CLOCK	17 -	A18-27, B17-22,
CS ERR CHK STP	19 -	B11-45, B19-40,
CS HOLD T7	11 -	A11-37, B12-34,
CS LEVEL	11 +	A18-34, B11-19, B17-20,

DASH	-----	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>This sheet contains information for construction, replacement of the sheet for the manufacturer's specifications in the construction of any article hereafter. The information on this sheet is furnished in full of the United States Patent Office from computer hardware inc.</small>
	-----	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



SIGNAL		CONNECTIONS
CS LEVEL	11 -	A15-5, A16-47, B11-16,
CS REQUEST	18 +	B11-42, B18-20,
DBL PREC OP	17 +	A13-54, A15-10, A17-47, B16-14,
DC RESET	19 +	A08-11, A09-10, A17-24, B11-24, B19-10,
DC RESET P1	19 -	B13-5, B14-45, B16-43, B19-17,
DC RESET P2	19 -	A19-26, A20-8, B18-33,
DES 0	22 -	A14-14, B22-24,
DES 1	22 -	A14-19, B22-26,
DES 2	22 -	A14-21, A22-26,
DES 3	22 -	A14-9, A22-28,
DES 4	22 -	A14-53, A22-30,
DES 5	22 -	A14-46, A22-32,
DES 6	22 -	A14-44, A22-34,
DES 7	22 -	A14-49, A22-36,
DES 8	22 -	A14-25, A22-38,
DES 9	22 -	A14-36, A22-40,
DES 10	22 -	A14-6, A22-42,
DES 11	22 -	A14-12, A22-44,
DES 12	22 -	B14-1, B22-3,
DES 13	22 -	B14-4, B22-1,
DES 14	22 -	B14-7, B22-2,
DES 15	22 -	B14-19, B22-4,
DIFF SIGN	13 +	A13-33, B15-33,
DIFF SIGN	13 -	A13-22,
DIOP	17 -	A16-5, B17-17,

	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	THIS PRINT CONTAINS NO INFORMATION. BEFORE USE OF THIS PRINT OR THE INFORMATION CONTAINED HEREON OR INFORMATION OF ANY KIND OR CHARACTER, THE PURCHASER TO WHICH IS MADE THE REFERENCE BY THESE DRAWINGS SHALL CONTACT THE ORIGINAL SOURCE OF INFORMATION FROM COMPUTER HARDWARE INC.
DASH	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	

**COMPUTER
HARDWARE
INC.**

SIGNAL		CONNECTIONS
DISP STG S-303	22 -	A19-12, B22-31,
DISP/SP S-112	22 -	A22-51, B19-31,
DIV	17 -	B13-21, B15-13, B17-1,
DIV CMP HOLD T7	13 +	B13-17, B16-19,
DIV CMP HOLD T7	13 -	A17-33, B12-25, B13-15,
DIV E	15 +	A16-36, B13-6, B15-23,
DIV E1	15 +	A13-23, B15-11,
DIV OVFL RST CCC	15 +	B13-34, B15-34,
DRG = 0	10 -	A13-40, B10-17, B15-44,
DRG BIT 0	10 +	A10-46, A13-7, B15-31,
DSR CLOCK	XX +	B08-14, B09-36,
DXFR	18 +	B14-22, B18-15,
E CYCLES	17 -	A13-60, A15-48, A17-36, B16-32,
EMCSL 123	9 -	A16-38, A20-38, B09-35, B15-19,
ENAB IXR P1	8 +	B08-12, B09-29,
ENAB IXR P2	8 +	B08-53, B09-31,
ENAB LAMP MPX	XX -	A20-2, A20-26,
ENAB SAR BIT 0	14 +	B08-22, B14-39,
END OP	17 +	A17-7, A18-25, B14-25, B20-43,
ENDOP EARLY	17 +	B14-46, B17-14, B19-55,
ENOP 1	XX +	A19-41,
ENOP 2	XX +	B18-17,
ENOP 3	XX -	A09-41,
ENOP 4	XX +	A14-23,
ENOP 5	XX +	B19-16,

DATE	-----	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>THIS DRAWING IS THE PROPERTY OF COMPUTER HARDWARE INC. IT IS TO BE USED ONLY FOR THE PROJECT AND CONTAINED HEREIN IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION FROM COMPUTER HARDWARE INC.</small>
	FILE NUMBER	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



SIGNAL

CONNECTIONS

ENOP 6	XX -	B14-30,
EOR.	17 -	B15-1, B17-4,
ERROR CHK	19 -	A12-15, B14-28, B19-36,
EXT BIT 0	10 +	A15-6, B10-1,
EXT BIT 14	10 +	A13-34, B10-50,
EXT BIT 15	10 +	A13-6, B10-49, B15-12,
EXT BIT 15 SERIAL IN	15 +	B10-34, B15-17,
EXT S0	15 +	A10-58, A15-54,
EXT S1	15 +	A10-56, A15-55,
E1 CYCLE	17 -	A13-27, A17-12, B15-7, B16-41, B18-22,
E2 CYCLE	17 +	A11-50, A15-8, A16-50, A17-30, B13-41, B18-38,
E2 DXFR	18 +	B14-26, B18-21, B20-25,
E3 CYCLE	17 +	B11-7, B16-49, B17-46, B18-18,
E3 DXFR	18 +	B14-24, B18-23,
FLT	17 -	B17-3,
GATE ACC TO BUS	16 -	A16-29, B10-14,
GATE ALU TO ACC	16 -	A15-31, B16-24,
GATE ALU TO BUS	16 -	A10-59, B16-42,
GATE CCC TO IXR	13 +	B13-29,
GATE CCC TO IXR	13 -	A13-53, A16-60,
GATE DES TO I/O	19 -	A14-20, B17-39, B19-9,
GATE DISP TO DRG	16 -	A11-49, A16-16, B12-9,
GATE DISP TO TAC	16 -	A11-47, A16-9, B12-11,
GATE DIV OVFL T7	13 +	B13-45, B15-40,
GATE DSR TO BUS	XX -	B08-23, B09-44,

DASH	-----	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>THIS PAGE CONTAINS PROPRIETARY INFORMATION. REPRODUCTION OF THE WHOLE OR ANY INFORMATION CONTAINED HEREIN OR DISSEMINATION OF ANY PORTION THEREOF IS STRICTLY PROHIBITED WITHOUT THE WRITTEN PERMISSION OF COMPUTER HARDWARE INC.</small>	
	-----	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75		

SIGNAL		CONNECTIONS
GATE EXT TO ACC	16 -	A15-26, A16-49,
GATE EXT TO BUS	16 -	B10-19, B16-9,
GATE I/O TO BUS	12 -	A12-16, B11-44,
GATE I/O TO DRG	17 -	A12-14, A16-13, A17-54,
GATE I/O TO SBR	17 -	A12-10, A16-39, B17-55,
GATE I/O TO SBR + ACC	16 -	A12-11, A15-29, A16-26,
GATE IAR TO BUS	16 -	B08-47, B09-56, B16-44,
GATE ILSW	18 +	A18-30, A20-46,
GATE INT	17 +	A17-52, A20-7,
GATE IXR TO BUS	16 -	A11-28, A12-42, A16-55,
GATE IXR TO CCC	13 -	A13-32, A16-15,
GATE IXR TO OPR	15 -	A16-19, B11-21, B12-36, B15-15,
GATE KDR TO ACC	19 +	A15-27, A19-25,
GATE KDR TO BUS	19 -	A19-43, B08-29, B09-42,
GATE KDR TO IAR	19 -	A19-27, B16-5,
GATE KDR TO SBR	19 -	A16-32, B19-14,
GATE LAMPS P0	20 -	A08-9, A09-9, A20-14,
GATE LAMPS P1	20 -	A08-16, A09-16, A20-16, B19-48,
GATE LAMPS P2	20 -	A08-10, A09-11, A20-17, B13-40,
GATE LAMPS P3	20 -	A11-61, A12-35, A20-19,
GATE LAMPS P4	20 -	A08-15, A09-15, A20-21,
GATE LAMPS P5	20 -	A20-22, B13-43,
GATE LAMPS P6	20 -	A11-59, A12-33, A20-24,
GATE LAMPS P7	20 -	A12-31, A20-25, B17-25, B19-44,
GATE LAMPS P8	20 -	A20-27, B10-37,

	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	THIS FORM CONTAINS PROPRIETARY INFORMATION. DISCLOSURE OF THE CONTENT OF THIS INFORMATION CONTITUTES A VIOLATION OF THE PATENT RIGHTS OF AND TRADE SECRETS OF THE COMPANY. IT IS TO BE KEPT IN STRICTLY CONFIDENTIAL MANNER AND NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION FROM COMPUTER HARDWARE INC.
DASH	FILE NUMBER	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	



SIGNAL		CONNECTIONS
GATE LAMPS P9-F	20 -	A11-62, A12-32, A20-37,
GATE MAR TO BUS	16 -	A16-54, B08-27, B09-57,
GATE MD TO DRG 0- 7	16 -	A10-23, A16-30,
GATE MD TO DRG 8-15	16 -	B10-43, B16-20,
GATE MD TO OPR	15 +	A15-23, B11-35, B12-31,
GATE MD TO SBR	19 +	A08-60, A09-45, A19-5,
GATE SBR TO BUS	15 -	B08-30, B09-51, B15-53,
GATE SBR TO CCC	13 -	A13-41, B15-42,
GATE SBR TO IXR P1	16 -	B15-55, B16-40,
GATE SBR TO IXR P2	16 -	A16-58, B15-56,
GATE STAT TO SBR	16 -	A08-17, A16-37, B13-55, B19-38,
GEN ADD BIT 15	17 +	A17-27, B09-39,
HEX BIT 0	8 +	A22-5, B08-2,
HEX BIT 1	8 +	A22-17, B08-24,
HEX BIT 2	8 +	A22-7, B08-5,
HEX BIT 3	8 +	A22-15, B08-7,
HEX BIT 4	8 +	B08-33, B22-57,
HEX BIT 5	8 +	A22-21, B08-35,
HEX BIT 6	8 +	B08-15, B22-58,
HEX BIT 7	8 +	A22-9, B08-17,
HEX BIT 8	9 +	A22-25, B09-11,
HEX BIT 9	9 +	B09-18, B22-55,
HEX BIT 10	9 +	A22-23, B09-2,
HEX BIT 11	9 +	A22-13, B09-4,
HEX BIT 12	9 +	B09-15, B22-51,

DASH	-----	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>THIS DRAWING IS THE PROPERTY OF COMPUTER HARDWARE INC. NO PART OF THIS DRAWING IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM COMPUTER HARDWARE INC.</small>
	-----	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



SIGNAL		CONNECTIONS
HEX BIT 13	9 +	A22-27, B09-17,
HEX BIT 14	9 +	B09-6, B22-53,
HEX BIT 15	9 +	A22-11, B09-8,
HEXD ENAB	17 -	A22-19, B17-28,
HOLD CS ADD (X7)	11 +	B08-58, B09-46, B11-23,
I/F BLOCK CLOCK	21 -	A18-26, B11-51, B21-7,
I/F CLOCK	18 -	B18-53, B21-17,
I/F CPU CLOCK	18 +	A18-31, B21-18,
I/F CS CYCLE	18 -	A18-40, B21-21,
I/F CS DATA STORE	21 -	A18-5, B17-50, B21-26,
I/F CS REQ	21 -	A18-37, B21-8,
I/F DC RESET	18 -	B18-48, B21-4,
I/F DXFR	18 -	B18-19, B21-42,
I/F E1+E3	18 +	A18-58, B21-19,
I/F E2+E3	18 +	A18-51, B21-16,
I/F FUNC CLEAR	18 -	A18-32, B21-36,
I/F IN BIT 0	-	A14-15, A18-29, B20-6, B20-24, B21-12,
I/F IN BIT 1	-	A14-17, A18-39, B20-15, B20-19, B21-2,
I/F IN BIT 2	-	A14-38, A18-28, B20-2, B21-9,
I/F IN BIT 3	-	A14-39, B20-38, B21-13,
I/F IN BIT 4	-	A14-55, B20-27, B21-15,
I/F IN BIT 5	-	A14-58, B20-30, B21-5,
I/F IN BIT 6	-	B14-20, B20-22, B21-11,
I/F IN BIT 7	-	A14-57, B20-32, B21-49,
I/F IN BIT 8	-	A14-8, B21-48,

SIGNAL		CONNECTIONS
I/F IN BIT 9	-	A14-47, B21-27,
I/F IN BIT 10	-	A14-10, B21-33,
I/F IN BIT 11	-	A14-24, B21-35,
I/F IN BIT 12	-	B14-3, B21-53,
I/F IN BIT 13	-	B14-6, B21-51,
I/F IN BIT 14	-	B14-21, B21-47,
I/F IN BIT 15	-	B14-11, B21-29,
I/F INH CS REQ	18 +	A18-19, B21-24,
I/F OUT BIT 0	18 -	B18-14, B21-22,
I/F OUT BIT 1	18 -	A18-57, B21-1,
I/F OUT BIT 2	18 -	B18-3, B21-55,
I/F OUT BIT 3	18 -	A18-7, B21-32,
I/F OUT BIT 4	18 -	B18-16, B21-28,
I/F OUT BIT 5	18 -	A18-20, B21-34,
I/F OUT BIT 6	18 -	B18-51, B21-40,
I/F OUT BIT 7	18 -	A18-14, B21-38,
I/F OUT BIT 8	18 -	B18-47, B21-25,
I/F OUT BIT 9	18 -	A18-61, B21-20,
I/F OUT BIT 10	18 -	B18-13, B21-31,
I/F OUT BIT 11	18 -	A18-35, B21-23,
I/F OUT BIT 12	18 -	B18-10, B21-41,
I/F OUT BIT 13	18 -	A18-18, B21-56,
I/F OUT BIT 14	18 -	B18-9, B21-44,
I/F OUT BIT 15	18 -	A18-38, B21-45,
I/F PARITY ERR	18 -	A18-55, B21-37,

	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	THIS DRAW SPECIFICS DIMENSIONS AND CONNECTIONS. REVISIONS TO BE MADE BY THE DRAWER OR BY INTERMEDIARY ENGINEERS UNDER THE SUPERVISION OF THE ARTIST DESIGNER FOR REVISIONS TO BE MADE TO CORRECT OR EXCEPT BY WRITING WRITTEN PERMISSION FROM COMPUTER HARDWARE INC.
DASH	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



SIGNAL

CONNECTIONS

I/F PHASE A	18 -	A18-48, B21-43,
I/F POLL	18 -	B18-6, B21-30,
I/F PROG LOAD	18 -	A18-17, B21-46,
I/F PROG LOAD BUSY	21 -	A18-22, A19-46, B21-6,
I/F PWR ON RST	18 -	A18-6, B21-14,
I/F RESET EXTEND	21 -	A18-23, B21-10,
I/F STG PRT ERR	18 -	A18-11, B21-57,
I/O IN BIT 0	14 +	A11-39, A14-29, B08-54,
I/O IN BIT 1	14 +	A11-30, A14-31, B08-57,
I/O IN BIT 2	14 +	A11-34, A14-35, B08-43,
I/O IN BIT 3	14 +	A11-29, A14-37, B08-46,
I/O IN BIT 4	14 +	A11-16, B08-38, B14-10,
I/O IN BIT 5	14 +	A11-11, A14-34, B08-37,
I/O IN BIT 6	14 +	A11-15, B08-34, B14-17,
I/O IN BIT 7	14 +	A11-10, A14-41, B08-21,
I/O IN BIT 8	14 +	A14-26, B09-55, B12-55,
I/O IN BIT 9	14 +	A14-27, B09-52, B12-44,
I/O IN BIT 10	14 +	A14-33, B09-45, B12-49,
I/O IN BIT 11	14 +	A14-30, B09-48, B12-48,
I/O IN BIT 12	14 +	A14-59, B09-37, B12-52,
I/O IN BIT 13	14 +	B09-32, B12-50, B14-2,
I/O IN BIT 14	14 +	B09-28, B12-51, B14-14,
I/O IN BIT 15	14 +	A14-60, B09-26, B12-45,
IA CYCLE	17 -	A16-42, A17-8,
IAR CARRY 8-15	9 +	A08-37, A09-30,

DASH	-----	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLS'D	<small>THIS DRAWING CONTAINS PROPRIETARY INFORMATION. REPRODUCTION OF THIS DRAWING OR ANY INFORMATION CONTAINED HEREON OR TRANSMISSION OF ANY PARTS THEREOF FOR ANY PURPOSE IS STRICTLY PROHIBITED WITHOUT THE WRITTEN PERMISSION FROM COMPUTER HARDWARE INC.</small>
	FILE NUMBER	ORIGINATOR TOM WALTERS	1ST/REV RLS'D APPROVAL J. ROYER	REV RLS'D 8-8-75	



SIGNAL CONNECTIONS

IAR CMP S-112	22 -	B17-26, B22-13,
II CYCLE	17 -	A16-46, A17-15,
ILLOPS	17 -	B13-10, B17-13, B19-25,
IMM STOP	19 +	A12-27, B19-13,
IMM STOP S-305	22 -	B19-3, B22-19,
INDST	17 -	A16-28, B17-56,
INH ALU TO ACC	13 +	A13-21, B16-55,
INH CS REQ	XX -	A18-13,
INH INTERRUPT	14 +	A17-46, B14-37,
INH PAR CHK ON INT	17 -	B17-29, B19-56,
INH STOR	17 -	A17-9, A20-53, B09-27,
INT ACK	17 -	A14-61, B17-45, B20-45,
INT BSI I1 I2	17 +	A15-52, A17-37, B16-30,
INT DISABLE S-109	22 -	A22-24, B14-50,
INT REQ	20 -	A17-39, A20-40,
INT REQ A	-	A18-42, B20-23,
INT REQ B	-	B20-34,
INT REQ 0	-	B20-35,
INT REQ 1	-	B20-21,
INT REQ 2	-	B20-41,
INT REQ 3	-	B20-37,
INT REQ 4	-	B20-29,
INT REQ 5	-	B20-31,
INT VEC BIT 0	20 -	A14-11, B20-52,
INT VEC BIT 12	20 +	A18-59, B20-4,

DASH	-----	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>THIS DOCUMENT CONTAINS INFORMATION, REPRODUCTION OF WHICH BY ANY PERSONS UNLESS SO AUTHORIZED BY THE OFFICE ORIGINATOR OF THIS DOCUMENT IS FORWARDED TO OTHERS IS CONSIDERED A VIOLATION OF THE PATENT RIGHTS OF COMPUTER HARDWARE INC.</small>
	-----	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



SIGNAL		CONNECTIONS
INT VEC BIT 12	20 -	A14-54, B20-5,
INT VEC BIT 13	20 +	A18-49, B20-11,
INT VEC BIT 13	20 -	B14-16, B20-8,
INT VEC BIT 14	20 +	A18-60, A20-48,
INT VEC BIT 14	20 -	A20-54, B14-9,
INT VEC BIT 15	20 +	A18-46, A20-49,
INT VEC BIT 15	20 -	A14-48, A20-45,
IXR ADD 0	15 +	A11-24, B12-4, B15-48,
IXR ADD 1	15 +	A11-9, A12-5, A15-21,
IXR ADD 2	15 +	A11-8, A12-24, B15-21,
I1 CYCLE	17 -	A15-42, A17-21, B13-22, B16-26, B19-43,
I2 CYCLE	17 -	A17-23, B16-3,
KEY A	22 -	A19-23, B22-45,
KEY ACTIVE	19 +	A17-32, A19-51,
KEY B	22 -	A19-60, B22-47,
KEY C	22 -	A19-62, B22-48,
KEY D	22 -	A19-61, B22-46,
KEY DATA 8	9 +	B08-48, B09-10,
KEY DATA CLOCK	19 +	A19-44, B08-56, B09-23,
KEY E	22 -	B19-4, B22-50,
KEY F	22 -	B19-5, B22-52,
KEY REG DATA	19 +	A19-52, B09-21,
KEY 0	22 -	A19-19, A22-29,
KEY 1	22 -	A19-22, A22-31,
KEY 2	22 -	A19-18, B22-33,

DASH	FILE NUMBER	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>THIS FORM CONTAINS PROPRIETARY INFORMATION. DISCLOSURE OF THIS FORM OR ANY INFORMATION CONTAINED HEREIN OR REPRODUCTION OF ANY PARTS THEREOF FOR ANY PURPOSE WITHOUT THE EXPRESS WRITTEN PERMISSION FROM COMPUTER HARDWARE INC.</small>
		ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



SIGNAL


CONNECTIONS

KEY 3	22 -	A19-8, B22-35,
KEY 4	22 -	A19-7, B22-37,
KEY 5	22 -	A19-14, B22-39,
KEY 6	22 -	A19-11, B22-41,
KEY 7	22 -	A19-17, B22-43,
KEY 8	22 -	A19-59, B22-54,
KEY 9	22 -	A19-28, B22-56,
LAMP BUS 0	-	A08-34, A10-55, A17-17, A22-53, B11-14, B13-54,
LAMP BUS 1	-	A08-36, A10-33, A17-18, A22-48, B11-8, B13-56,
LAMP BUS 2	-	A08-61, A10-40, A17-14, A22-55, B11-1, B13-52,
LAMP BUS 3	-	A08-62, A10-51, A17-19, A22-54, B11-4, B13-58,
LAMP BUS 4	-	A08-5, A10-49, A11-32, A17-11, A22-56, B13-44,
LAMP BUS 5	-	A08-40, A10-57, A11-35, A17-16, A22-46, B13-57,
LAMP BUS 6	-	A08-42, A10-31, B11-15, B22-8,
LAMP BUS 7	-	A08-21, A10-35, A11-56, A22-62, B19-47,
LAMP BUS 8	-	A09-18, A12-30, A20-15, A22-58, B10-27,
LAMP BUS 9	-	A09-7, A12-26, A20-12, B10-33, B22-18,
LAMP BUS 10	-	A09-31, A12-25, A20-57, B10-29, B22-16,
LAMP BUS 11	-	A09-35, A12-34, A20-51, B10-35, B22-12,
LAMP BUS 12	-	A09-22, A12-36, A20-55, B10-48, B22-6,
LAMP BUS 13	-	A09-42, A12-38, A20-50, B10-53, B22-10,
LAMP BUS 14	-	A09-28, A12-40, A20-20, B10-47, B22-14,

DASH	-----	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>THIS DRAWING IS PROPERTY OF COMPUTER HARDWARE INC. IT IS TO BE USED ONLY FOR THE PROJECT AND NOT BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION FROM COMPUTER HARDWARE INC.</small>
	-----	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



SIGNAL		CONNECTIONS
LAMP BUS 15	-	A09-34, A12-22, A20-11, A22-52, B10-51,
LAMP BUS 16	-	A22-50, B13-47, B19-50,
LAMP BUS 17	-	A22-60, B13-53, B19-52,
LAMP CLOCK	20 +	B20-36, B22-5,
LAMP MPX A	20 +	A11-21, A12-6, A20-31, B22-7,
LAMP MPX B	20 +	A11-25, A12-20, A20-18, B22-22,
LAMP MPX C	20 +	A11-26, A12-41, A20-34, B22-27,
LAMP MPX D	20 +	A20-36, B22-25,
LAST I	17 -	A13-46, A15-61, A17-40, B11-36, B14-57, B16-11,
LAST M	XX +	B13-28,
LDOP	17 +	A17-60, B16-37,
LDS	17 +	A13-42, A15-47, B17-27,
LDX	17 -	A16-43, B14-54, B17-40,
LDX OP BIT 10	14 -	A17-22, B14-36,
LOAD ACC S-309	22 -	A19-10, B22-28,
LOAD DRG GATE	16 +	A10-50, A16-17,
LOAD IAR GATE	16 -	A08-38, A09-40, B16-18,
LOAD IAR S-300	22 -	A19-58, B22-32,
LOAD IXR 0-7 GATE	16 -	A11-20, B16-16,
LOAD IXR 8-15 GATE	16 -	B12-30, B16-28,
LOAD MAR STB	16 -	A16-57, B08-11, B09-20,
LOAD SBR GATE	16 +	A16-41, B19-26,
LOAD STG S-306	22 -	A19-9, B22-30,
LOAD TAC GATE	16 +	A16-21, B10-26,

	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	THIS PRINT CONTAINS PROPRIETARY INFORMATION. REPRODUCTION OF THIS PRINT OR THE INFORMATION CONTAINED HEREIN OR TRANSMISSION BY ANY MEANS OR BY ANY INFORMATION SYSTEM TO OTHERS IS STRICTLY PROHIBITED. PENALTIES FOR VIOLATION ARE SEVERELY ENFORCED.	 COMPUTER HARDWARE INC.
DATE	FILE NUMBER	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER		

SIGNAL		CONNECTIONS
MAR BIT 14	9 +	B09-33, B15-22,
MAR BIT 15	9 +	B09-34, B15-47,
MAR CMP	9 -	A09-62, B17-19,
MAR CMP P1	8 +	B08-9, B09-22,
MAR CMP P2	8 +	B08-55, B09-30,
MAR 4-7 = 0	8 +	B08-52, B09-25,
MD BIT 1	21 -	A08-30, A10-9, A21-29, B11-57,
MD BIT 2	21 -	A08-13, A10-16, A21-31, B11-56,
MD BIT 3	21 -	A08-18, A10-14, A21-33, B11-58,
MD BIT 4	21 -	A08-29, A10-5, A21-35, B11-31,
MD BIT 5	21 -	A08-19, A10-20, A21-37, B11-46,
MD BIT 6	21 -	A08-33, A10-8, A21-39, B11-40,
MD BIT 7	21 -	A08-35, A10-21, A21-41, B11-54,
MD BIT 8	21 -	A09-46, A21-43, B10-45, B12-43,
MD BIT 9	21 -	A09-44, A21-45, B10-52, B12-23,
MD BIT 10	21 -	A09-60, A21-47, B10-46, B12-58,
MD BIT 11	21 -	A09-43, A21-49, B10-55, B12-47,
MD BIT 12	21 -	A09-27, A21-51, B10-57, B12-56,
MD BIT 13	21 -	A09-39, A21-53, B10-54, B12-57,
MD BIT 14	21 -	A09-25, A21-55, B10-44, B12-22,
MD BIT 15	21 -	A09-38, A21-57, B10-56, B12-42,
MD BIT 16	21 -	A19-34, A21-59,
MD BIT 17	21 -	A21-61, B19-29,
MD BIT 0	21 -	A08-7, A10-19, A21-27, B11-41,
MD SUB	13 +	A13-26, A15-46,

	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	THIS DRAWING IS THE PROPERTY OF COMPUTER HARDWARE INC. AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF COMPUTER HARDWARE INC.
	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	 COMPUTER HARDWARE INC.
DASH	FILE NUMBER			

SIGNAL		CONNECTIONS
MD SUB	13 -	A13-18,
MDM	17 +	A16-23, B17-8,
MDX	17 +	B16-50, B17-38,
MDX SKIP	13 +	A13-39, B16-12,
MEM READ	20 +	A20-62, A21-25,
MEM WRITE	20 +	A20-60, A21-24,
MPY	17 -	B13-38, B15-9, B17-2,
MPY E1	15 +	B13-8, B15-5, B16-47,
MPY E2	15 +	A13-25, A15-62,
MPY HOLD T7	17 -	A17-35, B12-27,
MPY SHIFT	13 +	B13-7,
MPY SHIFT	13 -	A15-41, A17-38, B12-28, B13-23,
MPY D RST CCC, EXT	13 -	A10-61, A13-45,
NO CONNECTION	8	A08-6, A08-8, A08-12, A08-14, A08-23, A08-31, A08-32,
NO CONNECTION	9	A09-5, A09-6, A09-8, A09-12, A09-13,
NO CONNECTION	10	A10-28, A10-34, A10-38, B10-20, B10-21, B10-22, B10-28, B10-30, B10-32, B10-36, B10-38, B10-39, B10-40, B10-42, B10-58,
NO CONNECTION	11	B11-33, B11-39,
NO CONNECTION	12	A12-17, B12-20, B12-38,
NO CONNECTION	14	B14-27, B14-29, B14-35, B14-38, B14-40, B14-47, B14-53, B14-55, B14-58,
NO CONNECTION	15	A15-14, A15-20, A15-22, A15-24, B15-28,
NO CONNECTION	16	A16-8, A16-14,
NO CONNECTION	18	B18-40, B18-54, B18-55, B18-56, B18-57, B18-58,

	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	THIS PRINT CONTAINS PROPRIETARY INFORMATION. REPRODUCTION OF THE WHOLE OR ANY INFORMATION CONTAINED HEREIN OR TRANSMISSION OF ANY ARTICLES HEREFROM FOR ANY PURPOSE IS STRICTLY FORBIDDEN WITHOUT THE WRITTEN PERMISSION FROM COMPUTER HARDWARE INC.
DASH	FILE NUMBER	ORIGINATOR TOM WALTERS	REV RLSED 8-8-75	 COMPUTER HARDWARE INC.

SIGNAL	CONNECTIONS	CONNECTIONS
NO CONNECTION	20	A20-5, A20-6, A20-10, A20-30, B20-12, B20-14, B20-20, B20-28, B20-33, B20-39, B20-40, B20-44, B20-46, B20-47, B20-49, B20-54, B20-55, B20-56, B20-57, B20-58,
NO CONNECTION	21	A21-3, B21-3, B21-39, B21-50, B21-52, B21-54, B21-58, B21-59, B21-60,
NO CONNECTION	22	A22-57, A22-59, A22-61,
NO E CYCLE	17 +	B13-31, B17-47,
NO EA OP	17 -	A16-48, B13-16, B17-37,
NO LVL ACT	20 +	B14-43, B20-9,
OP BIT 0	11 -	A11-18, B16-21, B17-10,
OP BIT 1	11 -	A11-22, B17-23,
OP BIT 2	11 -	A11-23, B17-24,
OP BIT 3	11 -	A11-57, B17-35,
OP BIT 4	11 -	A11-45, A13-49, A15-36, B17-34,
OP BIT 5	11 -	A11-54, A13-47, B14-51, B17-42,
OP BIT 6	11 -	A11-41, B12-10, B15-32,
OP BIT 7	11 -	A11-43, B12-12, B15-36,
OP BIT 8	12 -	A11-7, A17-10, B12-14, B15-37,
OP BIT 9	12 -	A17-41, B12-3, B15-10, B16-29, B19-22,
OP BIT 10	12 -	A15-9, B12-19, B14-33,
OP BIT 11	12 -	A15-17, B12-17, B14-48,
OP BIT 12	12 -	B12-39, B15-26,
OP BIT 13	12 -	A15-16, B12-41, B13-26,
OP BIT 14	12 -	A13-31, A15-25, B12-21,
OP BIT 15	12 -	A15-19, B12-18, B19-7,
OP BIT 5	11 +	A11-27, B15-38, B16-56,

	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	THIS DOCUMENT CONTAINS INFORMATION OF THE PROPERTY OF THE UNITED STATES GOVERNMENT. IT IS TO BE KEPT UNCLASSIFIED UNLESS INDICATED OTHERWISE.	 COMPUTER HARDWARE INC.
DASH	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75		

SIGNAL

CONNECTIONS

OP CHECK	19 +	A18-36, A19-31,
OP CHECK	19 -	A19-33, A22-6,
OR	17 -	A15-30, B17-6,
OVERFLOW	13 +	A13-43,
OVERFLOW	13 -	A15-34, B13-13,
OVERFLOW ENAB RST	15 +	A13-62, A15-57,
OVERFLOW ENAB SET	15 +	A13-59, B15-35,
PAR CHK	19 +	A18-53, A19-47,
PAR CHK	19 -	A19-49, B22-42,
PARITY 0-7 EVEN	11 +	A12-53, B11-34,
PES 4	22 -	A14-51, A22-35,
PES 5	22 -	A14-50, A22-37,
PES 6	22 -	A14-52, A22-39,
PES 7	22 -	A14-42, A22-41,
PHASE A REF	11 -	A11-60, A18-50, A19-32, B12-54, B20-26,
POLL	18 +	A18-41, B14-13,
POLL INT	18 +	B18-2, B20-3,
POWER SUPPLY CONN	8	A08-1, A08-2, A08-3, A08-4, B08-59, B08-60, B08-61, B08-62,
POWER SUPPLY CONN	9	A09-1, A09-2, A09-3, A09-4, B09-59, B09-60, B09-61, B09-62,
POWER SUPPLY CONN	10	A10-1, A10-2, A10-3, A10-4, B10-59, B10-60, B10-61, B10-62,
POWER SUPPLY CONN	11	A11-1, A11-2, A11-3, A11-4, B11-59, B11-60, B11-61, B11-62,
POWER SUPPLY CONN	12	A12-1, A12-2, A12-3, A12-4, B12-59, B12-60, B12-61, B12-62,
POWER SUPPLY CONN	13	A13-1, A13-2, A13-3, A13-4, B13-59,

DATE	-----	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>THIS FORM CONTAINS PROPRIETARY INFORMATION. REPRODUCTION OF THIS FORM OR ANY INFORMATION CONTAINED HEREIN OR DISSEMINATION OF ANY ARTICLES HEREFROM, FOR UNAUTHORIZED PURPOSES IS STRICTLY PROHIBITED BY THE LICENSE AGREEMENT ENTERED INTO BETWEEN THE USER AND COMPUTER HARDWARE INC.</small>
	-----	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	

SIGNAL		CONNECTIONS
POWER SUPPLY CONN	13	B13-60, B13-61, B13-62,
POWER SUPPLY CONN	14	A14-1, A14-2, A14-3, A14-4, B14-59, B14-60, B14-61, B14-62,
POWER SUPPLY CONN	15	A15-1, A15-2, A15-3, A15-4, B15-59, B15-60, B15-61, B15-62,
POWER SUPPLY CONN	16	A16-1, A16-2, A16-3, A16-4, B16-59, B16-60, B16-61, B16-62,
POWER SUPPLY CONN	17	A17-1, A17-2, A17-3, A17-4, B17-59, B17-60, B17-61, B17-62,
POWER SUPPLY CONN	18	A18-1, A18-2, A18-3, A18-4, B18-59, B18-60, B18-61, B18-62,
POWER SUPPLY CONN	19	A19-1, A19-2, A19-3, A19-4, B19-59, B19-60, B19-61, B19-62,
POWER SUPPLY CONN	20	A20-1, A20-2, A20-3, A20-4, B20-59, B20-60, B20-61, B20-62,
POWER SUPPLY CONN	21	A21-1, A21-2, B21-61, B21-62,
POWER SUPPLY CONN	22	A22-1, A22-2, A22-3, A22-4, B22-59, B22-60, B22-61, B22-62,
PROG CTL RST S-300	22 -	A19-40, B22-29,
PROG LOAD	19 +	A18-15, A19-57,
PROG LOAD S-311	22 -	A19-13, B22-21,
PROG STOP	19 -	B19-21, B20-16,
PWR ON RST	18 -	A18-24, B19-15,
QUOT CORR	13 +	A13-17, B15-16,
QUOT CORR	13 -	A13-19,
READ	18 -	A11-53, A14-40, B16-33, B17-48, B18-32,
READ+WRITE	18 +	A13-48, A16-61, B18-35,
RESET INT	17 -	A20-9, B17-36,
RESET OPR	15 -	A11-42, A15-35, B12-35,

	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	THIS DRAWING CONTAINS PROPRIETARY INFORMATION. REPRODUCTION OF THIS DRAWING OR THE INFORMATION CONTAINED HEREIN WITHOUT THE WRITTEN PERMISSION OF COMPUTER HARDWARE INC.
DASH	FILE NUMBER	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75



SIGNAL		CONNECTIONS
RESET S-308	22 -	A22-14, B19-6,
RR0P	17 +	A16-52, B13-27, B17-33,
RR0P	17 -	A15-59, A16-25, B17-31,
RST ACC	16 -	A10-45, B16-58,
RST DRG	16 +	A10-47, B16-4,
RST EXTEND	18 +	B11-6, B18-41,
RST TAC	16 -	A10-7, B16-15,
RUN	12 -	A17-48, A19-48, B12-1,
RUN + SS MODE	12 -	B11-18, B12-6,
RUN LAMP	19 -	A19-6, A22-10,
RUN S-112	22 -	A17-49, B19-11, B22-17,
S CYCLE S-112	22 -	A12-9, A22-49, B11-37,
S INST S-112	22 -	B19-27, B22-9,
S STEP S-112	22 -	A22-45, B11-2,
SAR CMP S-112	22 -	A22-47, B17-58,
SBR BIT 0	8 +	A08-59, B11-25, B18-26, B20-10,
SBR BIT 1	8 +	A08-58, A18-56, B11-27, B20-7,
SBR BIT 2	8 +	A08-44, B11-28, B18-30,
SBR BIT 3	8 +	A08-56, A18-8, B11-30,
SBR BIT 4	8 +	A08-39, B11-32, B18-12,
SBR BIT 5	8 +	A08-54, A18-21, B11-29,
SBR BIT 6	8 +	A08-52, B11-5, B18-49,
SBR BIT 7	8 +	A08-47, A18-12, B11-3,
SBR BIT 8	9 +	A09-32, A12-47, B14-15, B18-43, B20-42,
SBR BIT 9	9 +	A09-58, A12-49, A14-43, A18-62, B20-53,

	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSEB	THIS PRINT SHOWS THE DATA FOR INFORMATION. REPRODUCTION OF THIS PRINT OR ANY INFORMATION CONTAINED HEREIN OR MANUFACTURE OF ANY ARTICLE HEREFROM FOR UNAUTHORIZED USE WITHOUT THE WRITTEN PERMISSION FROM COMPUTER HARDWARE INC.	
DASH	FILE NUMBER	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSEB 8-8-75	

TYPE
SIZE

DWG. NO.

REV.

TITLE

SHEET

SA

2342

E

SIGNAL LIST 2131 CPU CAGE

24 of 42

SIGNAL

CONNECTIONS

SBR BIT 10	9 +	A09-59, A12-50, A20-43, B14-12, B18-11,
SBR BIT 11	9 +	A09-48, A12-51, A18-33, A20-41,
SBR BIT 12	9 +	A09-47, A12-56, A20-32, B18-7,
SBR BIT 13	9 +	A09-19, A12-57, A18-16, A20-42,
SBR BIT 14	9 +	A09-53, A12-52, B18-5, B20-13,
SBR BIT 15	9 +	A09-50, A12-48, A18-47, B20-1,
SBR PARITY ODD	12 -	A12-55, B19-51,
SEL HEXD A	17 +	B08-20, B09-9, B17-51,
SEL HEXD B	17 +	A17-55, B08-26, B09-7,
SELECT CSM 1	8 +	A21-16, B08-19,
SELECT CSM 2	8 +	A21-17, B08-18,
SELECT CSM 3	8 +	A21-18, B08-40,
SELECT CSM 4	8 +	A21-19, B08-39,
SELECT CSM 5	8 +	A21-20, B08-42,
SELECT CSM 6	8 +	A21-21, B08-32,
SELECT CSM 7	8 +	A21-22, B08-44,
SELECT CSM 8	8 +	A21-23, B08-10,
SELECT DISPLAY 1	XX +	B22-20,
SENSE DEV	18 -	A14-62, B18-36, B20-17,
SENSE OP	18 -	A18-52, B16-27, B17-21,
SES 0	22 -	A14-13, A22-16,
SES 1	22 -	A14-18, A22-18,
SES 2	22 -	A14-32, A22-20,
SES 3	22 -	A14-7, A22-22,
SET BSI	15 -	B11-20, B12-24, B15-2,

	-----	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSEB	<small>THIS PRINT CONTAINS PRELIMINARY INFORMATION. REVISIONS TO THE DRAWING OR THE PART OF THE DRAWING LISTED HEREIN OR MANUFACTURE OF ANY ARTICLE HEREFROM FOR WHICH THE DRAWING IS USED ARE SUBJECT TO CHANGE WITHOUT NOTICE FROM COMPUTER HARDWARE INC.</small>
DASH	FILE NUMBER	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSEB 8-8-75	


 COMPUTER
 HARDWARE
 INC.

SIGNAL

CONNECTIONS

SHOP SHIFT	13 +	A13-24, A15-38,
SHOP SHIFT	13 -	A13-55, A17-29, B11-48, B12-29,
SHOPS	17 +	A13-52, A16-24, B17-18,
SKIP COND	15 +	A15-40, B13-19, B16-38, B17-32,
SLC HOLD T7	13 +	A13-58,
SLC HOLD T7	13 -	A13-44, A16-6, A17-31, B11-43, B12-32,
SLCOP	17 +	B13-9, B17-57,
SP BIT	19 +	B11-47, B19-49,
SP BIT	19 -	B19-54,
SP CHECK	19 +	A18-9, A19-53,
SP CHECK	19 -	A19-55, B22-44,
SPARE	11	A11-48,
SPARE	12	A12-18,
SPARE	13	A13-36, B13-36,
SPARE	15	B15-54,
SPARE	16	A16-7, A16-10, A16-11, A16-34, A16-51, A16-59, B16-54,
SPARE	19	B19-42,
SPARE LAMP	XX -	A22-12,
SPARE S-307	22 -	B22-40,
SS MODE	11 +	B11-9,
SS MODE	11 -	A12-43, A17-43, A19-21, B11-10,
START CLOCK	19 +	A11-13, B19-35,
START REQ INT BSI	17 -	A17-44, B12-5, B14-56, B19-58,
START REQ P1	19 -	A19-54, B12-8,

DASH	-----	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>THIS SHEET CONTAINS DRAWING INFORMATION. REVISIONS OF THIS SHEET OR ANY INFORMATION CONTAINED HEREIN OR MANUFACTURE OF ANY DEVICE HEREON FOR WHICH THIS SHEET IS MADE IS THE SOLE RESPONSIBILITY OF THE USER. NO WARRANTY IS MADE BY COMPUTER HARDWARE INC.</small>
	-----	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



TYPE-SIZE

DWG. NO.

REV.

TITLE

SHEET

SA

2342

E

SIGNAL LIST 2131 CPU CAGE

26^{OF} 42

SIGNAL

CONNECTIONS

START S-302	22 -	B19-2, B22-38,
START TCP STB	11 -	B11-12, B12-7, B19-20,
STD	17 -	A13-20, A17-57, B16-46,
STG ADD BIT 3	8 -	A21-62, B08-49,
STG ADD BIT 4	8 -	A21-4, B08-45,
STG ADD BIT 5	8 -	A21-5, B08-25,
STG ADD BIT 6	8 -	A21-6, B08-51,
STG ADD BIT 7	8 -	A21-7, B08-50,
STG ADD BIT 8	9 -	A21-8, B09-50,
STG ADD BIT 9	9 -	A21-9, B09-38,
STG ADD BIT 10	9 -	A21-10, B09-47,
STG ADD BIT 11	9 -	A21-11, B09-49,
STG ADD BIT 12	9 -	A21-12, B09-41,
STG ADD BIT 13	9 -	A21-13, B09-53,
STG ADD BIT 14	9 -	A21-14, B09-54,
STG ADD BIT 15	9 -	A21-15, B09-24,
STG PROT OPTION	XX +	A16-62,
STO	17 -	A13-5, A16-45, B17-7,
STOP	19 +	B19-18,
STOP S-301	22 -	B19-1, B22-36,
STOP T CLOCK	19 -	B12-2, B19-53,
STS	17 +	A15-51, B16-2, B17-49,
STSE	17 +	A13-51, A17-56, S19-41,
STX	17 -	B16-52, B17-5,
SUBOP	17 +	A17-61, B13-50, B15-20,

	-----	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>THIS PRINT OUTLINE REPRESENTS UNAPPROVED WORK. APPROVED TIME OF THIS PRINT OUT AND THE DATE OF STARTING WORK ON MANUFACTURE OF THE ARTICLE INDICATED FOR PURPOSES OF RECORDS IS THE DATE OF THE DATE WRITTEN HEREON FROM COMPUTER RECORDS INC.</small>
DASH	FILE NUMBER	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	


 COMPUTER
HARDWARE
INC.

SIGNAL		CONNECTIONS
SYSCP REF P1	11 -	A17-53, B10-25, B11-52, B12-40, B13-18, B14-41,
SYSCP REF P2	11 -	A19-56, A20-59, B08-28, B09-43, B11-53, B15-49, B16-25,
SYSCP REF P3	12 -	A12-12,
T 0	12 -	A12-58, A18-54, A19-30, A20-56, B13-11, B16-45, B17-53,
T 1	12 -	A12-61, A16-31, A20-39, B15-52, B18-46, B19-57,
T 2	12 +	B12-26, B19-12,
T 2	12 -	A12-62, B15-50, B16-7, B17-41, B18-8,
T 3	12 -	A12-60, A16-53, A17-45, A19-37, A20-44, B13-14, B15-57, B18-45,
T 4	12 -	A12-46, A16-35, B13-4, B15-8, B18-4, B19-33,
T 5	12 -	A12-45, A13-50, A19-35, B15-39, B16-23, B17-54, B18-50,
T 6	12 +	A12-7, B11-22,
T 6	12 -	A12-8, A17-51, B13-3, B14-42, B15-25, B16-10, B18-24, B20-48,
T 7	12 -	A12-44, A17-20, B11-50, B13-2, B15-43, B16-35, B18-31,
TAC BIT 0	10 +	A10-22, A13-35, B15-29,
TAG	11 +	A11-5, A16-40, B13-12,
TAG	11 -	A11-6, B14-52, B17-44,
TAG X = 0	12 +	A16-12, B12-16,
TAG X = 7	12 +	A16-18, B12-15,
TAG Y = 0	12 -	A16-22, B12-13,
TAG Y = 7	12 -	A16-20, B12-33,
TCP RESET	11 -	A12-59, B11-11,

	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	THIS FORM CONTAINS PROPRIETARY INFORMATION. DISSEMINATION OF THIS FORM OR ANY INFORMATION CONTAINED HEREIN IS UNAUTHORIZED BY ANY OFFICE OR AGENCY OF THE GOVERNMENT OF THE UNITED STATES OF AMERICA WITHOUT THE EXPRESS WRITTEN PERMISSION OF COMPTON COMPUTER HARDWARE INC.
DASH	ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	

SIGNAL		CONNECTIONS
TEMP CARRY	13 +	A13-15, A15-11,
TRACE	19 +	B19-19, B20-18,
TRACE S-112	22 -	B14-31, B19-30, B22-11,
T0 + X0 RESET	19 -	A15-33, A19-39, B08-4, B09-58, B16-34,
WAIT	17 -	A12-13, A22-8, B17-12,
WRITE	18 -	A11-52, B17-30, B18-34,
WRT STG PRT S-110	22 -	A22-33, B19-8,
X 0	11 -	A11-55, A18-45, A19-50, A20-61, B15-3,
X 1	11 +	A11-40, B16-39, B18-42,
X 2	11 +	B11-17, B17-43, B18-25,
X 3	11 -	A11-58, A19-42, A20-58, B18-44,
X 4	11 +	A11-44, B18-29,
X 5	11 +	A11-46, A16-27, A19-38, B18-52,
X 6	11 +	A11-51, B18-27,
X 7	11 +	A16-44, B11-26, B18-37, B19-46,
X10	17 -	A15-18, A17-13, A18-43, B11-38, B14-32, B16-13,
X0 STB	19 -	A19-20,
ZERO REM	15 +	A13-13, B15-14, B16-51,

POINT LIST

POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL
A08-1	POWER SUPPLY CONN	A08-46	CLOCK SBR 0-7	A09-29	BUS BIT 11
A08-2	POWER SUPPLY CONN	A08-47	SBR BIT 7	A09-30	IAR CARRY 8-15
A08-3	POWER SUPPLY CONN	A08-48	BUS BIT 6	A09-31	LAMP BUS 10
A08-4	POWER SUPPLY CONN	A08-49	CD BIT 7	A09-32	SBR BIT 8
A08-5	LAMP BUS 4	A08-50	CD BIT 0	A09-33	BUS BIT 9
A08-6	NO CONNECTION	A08-51	CD BIT 6	A09-34	LAMP BUS 15
A08-7	MD BIT 0	A08-52	SBR BIT 6	A09-35	LAMP BUS 11
A08-8	NO CONNECTION	A08-53	CD BIT 4	A09-36	BUS BIT 8
A08-9	GATE LAMPS P0	A08-54	SBR BIT 5	A09-37	ADV IAR GATE
A08-10	GATE LAMPS P2	A08-55	CD BIT 5	A09-38	MD BIT 15
A08-11	DC RESET	A08-56	SBR BIT 3	A09-39	MD BIT 13
A08-12	NO CONNECTION	A08-57	CD BIT 3	A09-40	LOAD IAR GATE
A08-13	MD BIT 2	A08-58	SBR BIT 1	A09-41	ENOP 3
A08-14	NO CONNECTION	A08-59	SBR BIT 0	A09-42	LAMP BUS 13
A08-15	GATE LAMPS P4	A08-60	GATE MD TO SBR	A09-43	MD BIT 11
A08-16	GATE LAMPS P1	A08-61	LAMP BUS 2	A09-44	MD BIT 9
A08-17	GATE STAT TO SBR	A08-62	LAMP BUS 3	A09-45	GATE MD TO SBR
A08-18	MD BIT 3	A09-1	POWER SUPPLY CONN	A09-46	MD BIT 8
A08-19	MD BIT 5	A09-2	POWER SUPPLY CONN	A09-47	SBR BIT 12
A08-20	BUS BIT 1	A09-3	POWER SUPPLY CONN	A09-48	SBR BIT 11
A08-21	LAMP BUS 7	A09-4	POWER SUPPLY CONN	A09-49	CD BIT 12
A08-22	BUS BIT 2	A09-5	NO CONNECTION	A09-50	SBR BIT 15
A08-23	NO CONNECTION	A09-6	NO CONNECTION	A09-51	CD BIT 15
A08-24	BUS BIT 0	A09-7	LAMP BUS 9	A09-52	CD BIT 10
A08-25	BUS BIT 5	A09-8	NO CONNECTION	A09-53	SBR BIT 14
A08-26	BUS BIT 3	A09-9	GATE LAMPS P0	A09-54	CD BIT 11
A08-27	BUS BIT 7	A09-10	DC RESET	A09-55	CD BIT 14
A08-28	BUS BIT 4	A09-11	GATE LAMPS P2	A09-56	CLOCK SBR 8-15
A08-29	MD BIT 4	A09-12	NO CONNECTION	A09-57	CD BIT 9
A08-30	MD BIT 1	A09-13	NO CONNECTION	A09-58	SBR BIT 9
A08-31	NO CONNECTION	A09-14	ADV IAR 0-7	A09-59	SBR BIT 10
A08-32	NO CONNECTION	A09-15	GATE LAMPS P4	A09-60	MD BIT 10
A08-33	MD BIT 6	A09-16	GATE LAMPS P1	A09-61	CD BIT 8
A08-34	LAMP BUS 0	A09-17	CD BIT 13	A09-62	MAR CMP
A08-35	MD BIT 7	A09-18	LAMP BUS 8	A10-1	POWER SUPPLY CONN
A08-36	LAMP BUS 1	A09-19	SBR BIT 13	A10-2	POWER SUPPLY CONN
A08-37	IAR CARRY 8-15	A09-20	BUS BIT 15	A10-3	POWER SUPPLY CONN
A08-38	LOAD IAR GATE	A09-21	BUS BIT 14	A10-4	POWER SUPPLY CONN
A08-39	SBR BIT 4	A09-22	LAMP BUS 12	A10-5	MD BIT 4
A08-40	LAMP BUS 5	A09-23	BUS BIT 13	A10-6	ALU MODE
A08-41	ADV IAR 0-7	A09-24	BUS BIT 12	A10-7	RST TAC
A08-42	LAMP BUS 6	A09-25	MD BIT 14	A10-8	MD BIT 6
A08-43	CD BIT 2	A09-26	BUS BIT 10	A10-9	MD BIT 1
A08-44	SBR BIT 2	A09-27	MD BIT 12	A10-10	ALU S2
A08-45	CD BIT 1	A09-28	LAMP BUS 14	A10-11	BUS BIT 6

DASH	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSEB	THIS DRAWING IS THE PROPERTY OF COMPUTER HARDWARE INC. IT IS TO BE KEPT IN CONFIDENCE AND NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF COMPUTER HARDWARE INC.
FILE NUMBER	ORIGINATOR TOM WALTERS	1ST/REV RLSEB APPROVAL J. ROYER	REV RLSEB 8-8-75	



POINT LIST

POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL
A10-12	BUS BIT 1	A10-57	LAMP BUS 5	A11-40	X 1
A10-13	BUS BIT 7	A10-58	EXT S0	A11-41	OP BIT 6
A10-14	MD BIT 3	A10-59	GATE ALU TO BUS	A11-42	RESET OPR
A10-15	ACC BIT 6	A10-60	ACC BIT 5	A11-43	OP BIT 7
A10-16	MD BIT 2	A10-61	MPY 0 RST CCC, EXT	A11-44	X 4
A10-17	ACC BIT 7	A10-62	ACC = 0	A11-45	OP BIT 4
A10-18	ALU S3	A11-1	POWER SUPPLY CONN	A11-46	X 5
A10-19	MD BIT 0	A11-2	POWER SUPPLY CONN	A11-47	GATE DISP TO TAC
A10-20	MD BIT 5	A11-3	POWER SUPPLY CONN	A11-48	SPARE
A10-21	MD BIT 7	A11-4	POWER SUPPLY CONN	A11-49	GATE DISP TO DRG
A10-22	TAC BIT 0	A11-5	POWER SUPPLY CONN	A11-50	E2 CYCLE
A10-23	GATE MD TO DRG 0-7	A11-6	TAG	A11-51	X 6
A10-24	ALU S1	A11-7	OP BIT 8	A11-52	WRITE
A10-25	ACC BIT 2	A11-8	IXR ADD 2	A11-53	READ
A10-26	ALU BIT 0	A11-9	IXR ADD 1	A11-54	OP BIT 5
A10-27	ALU CH+4	A11-10	I/O IN BIT 7	A11-55	X 0
A10-28	NO CONNECTION	A11-11	I/O IN BIT 5	A11-56	LAMP BUS 7
A10-29	ACC BIT 0 SERIAL IN	A11-12	BUS BIT 7	A11-57	OP BIT 3
A10-30	BUS BIT 0	A11-13	START CLOCK	A11-58	X 3
A10-31	LAMP BUS 6	A11-14	BUS BIT 5	A11-59	GATE LAMPS P6
A10-32	BUS BIT 2	A11-15	I/O IN BIT 6	A11-60	PHASE A REF
A10-33	LAMP BUS 1	A11-16	I/O IN BIT 4	A11-61	GATE LAMPS P3
A10-34	NO CONNECTION	A11-17	BUS BIT 6	A11-62	GATE LAMPS P9-F
A10-35	LAMP BUS 7	A11-18	OP BIT 4	A12-1	POWER SUPPLY CONN
A10-36	BUS BIT 3	A11-19	BUS BIT 4	A12-2	POWER SUPPLY CONN
A10-37	ACC BIT 4	A11-20	LOAD IAR 0-7 GATE	A12-3	POWER SUPPLY CONN
A10-38	ACC BIT 3	A11-21	LAMP MPX A	A12-4	POWER SUPPLY CONN
A10-39	NO CONNECTION	A11-22	OP BIT 1	A12-5	IXR ADD 1
A10-40	LAMP BUS 2	A11-23	OP BIT 2	A12-6	LAMP MPX A
A10-41	ALU A=B	A11-24	IXR ADD 0	A12-7	T 6
A10-42	ACC S0	A11-25	LAMP MPX B	A12-8	T 6
A10-43	ACC BIT 3	A11-26	LAMP MPX C	A12-9	S CYCLE S-112
A10-44	ALU S0	A11-27	OP BIT 5	A12-10	GATE I/O TO SBR
A10-45	RST ACC	A11-28	GATE IXR TO BUS	A12-11	GATE I/O TO SBR + ACC
A10-46	DRG BIT 0	A11-29	I/O IN BIT 3	A12-12	SYSCP REF P3
A10-47	RST DRG	A11-30	I/O IN BIT 1	A12-13	WAIT
A10-48	ACC BIT 0	A11-31	BUS BIT 3	A12-14	GATE I/O TO DRG
A10-49	LAMP BUS 4	A11-32	LAMP SJS 4	A12-15	ERROR CHK
A10-50	LOAD DRG GATE	A11-33	BUS BIT 1	A12-16	GATE I/O TO BUS
A10-51	LAMP BUS 3	A11-34	I/O IN BIT 2	A12-17	NO CONNECTION
A10-52	BUS BIT 5	A11-35	LAMP BUS 5	A12-18	SPARE
A10-53	ACC BIT 1	A11-36	BUS BIT 2	A12-19	BUS BIT 15
A10-54	BUS BIT 4	A11-37	CS HOLD T7	A12-20	LAMP MPX B
A10-55	LAMP BUS 0	A11-38	BUS BIT 0	A12-21	BUS BIT 11
A10-56	EXT S1	A11-39	I/O IN BIT 0	A12-22	LAMP BUS 15

DASH	FILE NUMBER	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	THIS POINT LISTING IS PRELIMINARY. IT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE USER OF THIS LISTING SHOULD CONTACT THE COMPUTER ENGINEERING DEPT. FOR THE LATEST REVISIONS.
		ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



POINT LIST

POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL
A12-23	BUS BIT 10	A13-6	EXT BIT 15	10 +	A13-51	STSE	17 +
A12-24	IXR ADD 2	A13-7	DRG BIT 0	10 +	A13-52	SHOPS	17 +
A12-25	LAMP BUS 10	A13-8	ALU SUB	15 +	A13-53	GATE CCC TO IXR	13 +
A12-26	LAMP BUS 9	A13-9	ALU CNV4	10 -	A13-54	DBL PREC OP	17 +
A12-27	1M STOP	A13-10	ALU CARRY OUT	10 -	A13-55	SHOP SHIFT	13 +
A12-28	BUS BIT 8	A13-11	ACC CARRY OUT	10 +	A13-56	ALU A-B	10 +
A12-29	BUS BIT 9	A13-12	ACC BIT 0 = DRG BIT 0	13 -	A13-57	COMP EQUAL	13 -
A12-30	LAMP BUS 8	A13-13	ZERO REY	15 +	A13-58	SLC HOLD T7	13 +
A12-31	GATE LAMPS P7	A13-14	CARRY TO ALU	15 +	A13-59	OVERFLOW ENAB SET	15 +
A12-32	GATE LAMPS P9-F	A13-15	TEMP CARRY	13 +	A13-60	E CYCLES	17 -
A12-33	LAMP LAMPS P6	A13-16	ALU CN	13 +	A13-61	COMP EQUAL	13 +
A12-34	LAMP BUS 11	A13-17	QUOT CORR	13 -	A13-62	OVERFLOW ENAB RST	15 +
A12-35	GATE LAMPS P3	A13-18	MD SUB	13 -	A14-1	POWER SUPPLY CONN	14
A12-36	LAMP BUS 12	A13-19	QUOT CORR	13 -	A14-2	POWER SUPPLY CONN	14
A12-37	ADV TCP	A13-20	STD	17 -	A14-3	POWER SUPPLY CONN	14
A12-38	LAMP BUS 13	A13-21	INH ALU TO ACC	13 +	A14-4	POWER SUPPLY CONN	14
A12-39	BUS BIT 13	A13-22	DIFF SIGN	13 -	A14-5	DES 10	XX -
A12-40	LAMP BUS 14	A13-23	DIV E1	15 +	A14-6	DES 10	22 -
A12-41	LAMP MPX C	A13-24	SHOP SHIFT	13 +	A14-7	SES 3	22 -
A12-42	GATE IXR TO BUS	A13-25	MPY E2	15 +	A14-8	I/F IN BIT 8	22 -
A12-43	SS MODE	A13-26	MD SUB	13 +	A14-9	DES 3	22 -
A12-44	T 7	A13-27	E1 CYCLE	17 -	A14-10	I/F IN BIT 10	20 -
A12-45	T 5	A13-28	ALU BIT 0	10 +	A14-11	INT VEC BIT 0	22 -
A12-46	T 4	A13-29	ALU = 0	10 -	A14-12	DES 11	22 -
A12-47	SBR BIT 8	A13-30	CMPOP	17 +	A14-13	SES 0	22 -
A12-48	SBR BIT 15	A13-31	OP BIT 14	12 -	A14-14	DES 0	22 -
A12-49	SBR BIT 9	A13-32	GATE IXR TO CCC.	13 -	A14-15	I/F IN BIT 0	XX -
A12-50	SBR BIT 10	A13-33	DIFF SIGN	13 +	A14-16	DES 8	22 -
A12-51	SBR BIT 11	A13-34	EXT BIT 14	10 +	A14-17	I/F IN BIT 1	22 -
A12-52	SBR BIT 14	A13-35	TAC BIT 0	10 +	A14-18	SES 1	22 -
A12-53	PARITY 0-7 EVEN	A13-36	SPARE	13 -	A14-19	DES 1	22 -
A12-54	CD BIT 17	A13-37	COMP LESS OR EQUAL	13 +	A14-20	GATE DES TO I/O	19 -
A12-55	SBR PARITY 000	A13-38	ACC BIT 1	10 +	A14-21	DES 2	22 -
A12-56	SBR BIT 12	A13-39	MDX SKIP	13 +	A14-22	DES 11	XX -
A12-57	SBR BIT 13	A13-40	DRG = 0	10 -	A14-23	EMOP 4	XX +
A12-58	T 0	A13-41	GATE SBR TO CCC	13 -	A14-24	I/F IN BIT 11	22 -
A12-59	TCP RESET	A13-42	LDS	17 -	A14-25	DES 8	22 -
A12-60	T 3	A13-43	OVERFLOW	13 +	A14-26	I/O IN BIT 8	14 +
A12-61	T 1	A13-44	SLC HOLD T7	13 -	A14-27	I/O IN BIT 9	14 +
A12-62	T 2	A13-45	MPY 0 RST CCC EXT	13 -	A14-28	DES 9	XX -
A13-1	POWER SUPPLY CONN	A13-46	LAST I	17 -	A14-29	I/O IN BIT 0	14 +
A13-2	POWER SUPPLY CONN	A13-47	OP BIT 5	11 -	A14-30	I/O IN BIT 11	14 +
A13-3	POWER SUPPLY CONN	A13-48	READ+WRITE	18 +	A14-31	I/O IN BIT 1	14 +
A13-4	POWER SUPPLY CONN	A13-49	OP BIT 4	11 -	A14-32	SES 2	22 -
A13-5	STO	A13-50	T 5	12 -	A14-33	I/O IN BIT 10	14 +



POINT LIST

POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL
A14-34	I/O IN BIT 5	14 +	OP BIT 11	A15-17	MPY EZ	15 +	
A14-35	I/O IN BIT 2	14 +	X10	A15-18	POWER SUPPLY CONN	16 +	
A14-36	DES 9	22 -	OP BIT 15	A15-19	POWER SUPPLY CONN	16 +	
A14-37	I/O IN BIT 5	14 +	NO CONNECTION	A15-20	POWER SUPPLY CONN	16 +	
A14-38	I/F IN BIT 2	14 +	I/R ADD 1	A15-21	POWER SUPPLY CONN	16 +	
A14-39	I/F IN BIT 3	14 +	NO CONNECTION	A15-22	DIOP	17 -	
A14-40	READ	18 -	GATE MD TO OPR	A15-23	SLC HOLD T7	13 -	
A14-41	I/O IN BIT 7	14 +	NO CONNECTION	A15-24	SPARE	16 -	
A14-42	PES 7	22 -	OP HIT 14	A15-25	NO CONNECTION	15 -	
A14-43	SBR BIT 9	9 +	GATE EXT TO ACC	A15-26	GATE DISP TO TAC	16 -	
A14-44	DES 6	22 -	GATE KDR TO ACC	A15-27	SPARE	16 -	
A14-45	AREA 7	18 -	CCC = 1	A15-28	SPARE	16 -	
A14-46	DES 5	22 -	GATE I/O TO SBR + ACC	A15-29	SPARE	16 -	
A14-47	I/F IN BIT 9	22 -	OR	A15-30	GATE I/O TO DRG	17 -	
A14-48	INT VEC BIT 15	20 -	GATE ALU TO ACC	A15-31	NO CONNECTION	16 -	
A14-49	DES 7	22 -	BSC	A15-32	GATE IXR TO CCC	13 -	
A14-50	PES 5	22 -	TU + XD RESET	A15-33	GATE DISP TO DRG	16 +	
A14-51	PES 4	22 -	OVERFLOW	A15-34	LOAD DRG GATE	16 +	
A14-52	PES 6	22 -	RESET OPR	A15-35	TAG X = 7	12 +	
A14-53	PES 4	22 -	OP BIT 4	A15-36	GATE IXR TO OPR	15 -	
A14-54	INT VEC BIT 12	20 -	CARRY TO ALU	A15-37	TAG Y = 7	12 -	
A14-55	I/F IN BIT 4	20 -	SHOP SHIFT	A15-38	LOAD TAC GATE	15 +	
A14-56	CES 12	XX -	ACC SU	A15-39	MDM	17 +	
A14-57	I/F IN BIT 7	14 +	SRIP COND	A15-40	SHOPS	17 -	
A14-58	I/F IN BIT 5	14 +	MPY SHIFT	A15-41	RRDP	17 -	
A14-59	I/O IN BIT 12	14 +	I1 CYCLE	A15-42	GATE I/O TO SBR + ACC	16 -	
A14-60	I/O IN BIT 15	14 +	AND	A15-43	X 5	11 +	
A14-61	INT ACK	17 -	CMPOP	A15-44	INDST	17 -	
A14-62	SENSE DEV	16 -	ALU S3	A15-45	GATE ACC TO BUS	16 -	
A15-1	POWER SUPPLY CONN	15 -	MD SUB	A15-46	GATE MD TO DRG 0-7	16 -	
A15-2	POWER SUPPLY CONN	15 -	LDS	A15-47	Y 1	12 -	
A15-3	POWER SUPPLY CONN	15 -	E CYCLES	A15-48	GATE KDR TO SBR	13 -	
A15-4	POWER SUPPLY CONN	15 -	ACC = U	A15-49	SPARE	15 -	
A15-5	CS LEVEL	11 -	ALU MODE	A15-50	T 4	12 -	
A15-6	EXT BIT 0	10 +	SYS	A15-51	DIV E	15 +	
A15-7	ALU S2	15 +	INT BSI I1 I2	A15-52	GATE STAT TO SBR	16 -	
A15-8	E2 CYCLE	17 +	ACC S1	A15-53	EHCSL 123	9 -	
A15-9	OP BIT 10	12 -	EXT S0	A15-54	GATE I/O TO SBR	17 -	
A15-10	DEL PREC OP	17 +	EXT S1	A15-55	TAG	11 +	
A15-11	TEMP CARRY	13 +	ALU S1	A15-56	LOAD SBR GATE	16 +	
A15-12	ADDP	17 +	OVERFLOW ENAB RST	A15-57	IA CYCLE	17 -	
A15-13	ALU S0	15 +	ACC BIT 0 SERIAL IN	A15-58	LDX	17 -	
A15-14	NO CONNECTION	15 -	RRDP	A15-59	X 7	11 -	
A15-15	ACC BIT 15	10 +	CARRY	A15-60			
A15-16	OP BIT 13	12 -	LAST I	A15-61			

DASH	FILE NUMBER	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSEB	<p>THIS DRAW CONTAINS PROPRIETARY INFORMATION. REPRODUCTION OF THIS DRAW FOR ANY PURPOSES WITHOUT THE WRITTEN PERMISSION OF THE COMPANY IS STRICTLY PROHIBITED. THE COMPANY ASSUMES NO LIABILITY FOR DAMAGE TO PERSONS OR PROPERTY CAUSED BY THE USE OF THIS DRAWING.</p>
		ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSEB 8-8-75	



POINT LIST	SIGNAL	POINT	SIGNAL	POINT	SIGNAL	POINT
A16-45	STU	17	CMP CHK IND	A18-11	I/F STG PRT ERR	18
A16-46	I1 CYCLE	17	SHOP SHIFT	A18-12	SBR BIT 7	8
A16-47	CS LEVEL	11	E2 CYCLE	A18-13	INH CS REQ	18
A16-48	NO EA OP	17	SFC HOLD T7	A18-14	I/F OUT BIT 7	18
A16-49	GATE EXT TO ACC	16	KEY ACTIVE	A18-15	PROG. LOAD	19
A16-50	E2 CYCLE	17	DIV CMP HOLD T7	A18-16	SBR BIT 13	9
A16-51	SPARE	16	CCC = 1	A18-17	I/F PROG LOAD	18
A16-52	RRDP	17	MPY HOLD T7	A18-18	I/F OUT BIT 13	18
A16-53	T 3	12	E CYCLES	A18-19	I/F INH CS REQ	18
A16-54	GATE MAR TO BUS	16	INT DSI 11 12	A18-20	I/F OUT BIT 5	18
A16-55	GATE IXR TO BUS	16	MPY SHIFT	A18-21	SBR BIT 5	8
A16-56	ADV TCP	12	INT REQ	A18-22	I/F PROG LOAD BUSY	21
A16-57	LOAD MAR STB	16	LAST 1	A18-23	I/F RESET EXTEND	21
A16-58	GATE SDR TO IXR P2	16	OP BIT 9	A18-24	PWR ON RST	18
A16-59	SPARE	16	ADV TCP	A18-25	END OP	17
A16-60	GATE CCC TO IXR	13	SS MODE	A18-26	I/F BLOCK CLOCK	21
A16-61	READ+WRITE	18	T 3	A18-27	CPU CLOCK	17
A16-62	SIG PROT OPTION	18	START REQ INT BSI	A18-28	I/F IN BIT 2	18
A17-1	POWER SUPPLY CONN	17	INH INTERRUPT	A18-29	I/F IN BIT 0	18
A17-2	POWER SUPPLY CONN	17	DBL PREC OP	A18-30	GATE ILSW	18
A17-3	POWER SUPPLY CONN	17	RUN	A18-31	I/F CPU CLOCK	18
A17-4	POWER SUPPLY CONN	17	RUN S-112	A18-32	I/F FUNC CLEAR	18
A17-5	BSI CHK	17	COND RUN	A18-33	SBR BIT 11	18
A17-6	CMP CHK	17	T 6	A18-34	CS LEVEL	11
A17-7	END OP	17	GATE INT	A18-35	I/F OUT GIT 11	18
A17-8	I1 CYCLE	17	SYSGP REF P1	A18-36	OP CHECK	18
A17-9	INH STOR	17	GATE I/O TO DRG	A18-37	I/F CS REQ	21
A17-10	OP BIT 8	17	SEL HEXD B	A18-38	I/F OUT BIT 15	18
A17-11	LAMP BUS 4	17	STD	A18-39	I/F IN BIT 1	18
A17-12	E1 CYCLE	17	BSIE	A18-40	I/F CS CYCLE	18
A17-13	X10	17	ADDP	A18-41	POLL REQ A	18
A17-14	LAMP BUS 2	17	LDOP	A18-42	INT REQ A	17
A17-15	I1 CYCLE	17	SUBOP	A18-43	X10	17
A17-16	LAMP BUS 5	17	CMPOP	A18-44	ACT LVL A	20
A17-17	LAMP BUS U	17	POWER SUPPLY CONN	A18-45	X 0	11
A17-18	LAMP BUS 1	17	POWER SUPPLY CONN	A18-46	INT VEC BIT 15	20
A17-19	LAMP BUS 3	17	POWER SUPPLY CONN	A18-47	SBR BIT 15	20
A17-20	T 7	12	I/F CS DATA STORE	A18-48	I/F PHASE A	18
A17-21	I1 CYCLE	14	I/F P/H ON RST	A18-49	INT VEC BIT 13	20
A17-22	LDX OP BIT 10	17	I/F OUT BIT 3	A18-50	PHASE A REF	11
A17-23	I2 CYCLE	17	SDR BIT 3	A18-51	I/F E2+E3	18
A17-24	DC RESET	19	SP CHECK	A18-52	SENSE OP	18
A17-25	CONSOLE S-112	22	CHECK STOP S-111	A18-53	PAR CHK	19
A17-26	ADV CS CLOCK	11		A18-54	T 0	12
A17-27	GEN ADD BIT 15	17		A18-55	I/F PARITY ERR	18

DASH	FILE NUMBER	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	This form shall be prepared, maintained, and controlled by the production control department. It shall be used to control the production of drawings and shall be kept in the production control department.
		ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



TYPE-SIZE

DWG. NO.

REV.

TITLE

SHEET

SA

2342

E

SIGNAL LIST 2131 CPU CAGE

34 of 42

POINT LIST

POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL
A13-36	SBR BIT 1	A19-59	TO + X0 RESET	19	GATE LAMPS P4
A18-57	I/F OUT BIT 1	A19-40	PROG CTL RST S-300	22	GATE LAMPS P5
A18-58	I/F E1+E3	A19-41	ENOP 1	XX	ACT LVL B
A18-59	INT VEC BIT 12	A19-42	X 3	11	GATE LAMPS P6
A18-60	INT VEC BIT 14	A19-43	GATE KDR TO BUS	19	GATE LAMPS P7
A18-61	I/F OUT BIT 9	A19-44	KEY DATA CLOCK	22	ENAB LAMP MPX
A18-62	SBR BIT 9	A19-45	CLEAR STG S-3J4	21	GATE LAMPS P8
A19-1	POWER SUPPLY CONN	A19-46	I/F PROG LOAD BUSY	19	ACT LVL 3
A19-2	POWER SUPPLY CONN	A19-47	PAR CHK	19	ACT LVL 0
A19-3	POWER SUPPLY CONN	A19-48	RUN CHK	12	NO CONNECTION
A19-4	POWER SUPPLY CONN	A19-49	PAR CHK	19	LAMP MPX A
A19-5	GATE MD TO SBR	A19-50	X 0	11	SBR BIT 12
A19-6	KEY 4	A19-51	KEY ACTIVE	19	ACT LVL 1
A19-7	KEY 3	A19-52	KEY REG DATA	19	LAMP MPX C
A19-8	KEY 4	A19-53	SP CHECK	19	ACT LVL 4
A19-9	LOAD STG S-306	A19-54	START REQ P1	19	LAMP MPX D
A19-10	LOAD ACC S-309	A19-55	SP CHECK	11	GATE LAMPS P9-F
A19-11	KEY 6	A19-56	SYSCP REF P2	19	EMCSL 123
A19-12	DISP STG S-303	A19-57	PROG LOAD	19	T 1
A19-13	PRUG LOAD S-311	A19-58	LOAD IAR S-300	22	INT REQ
A19-14	KEY 5	A19-59	KEY 8	22	SBR BIT 11
A19-15	CONS INT S-310	A19-60	KEY B	22	SBR BIT 13
A19-16	CONSOLE S-112	A19-61	KEY D	22	SBR BIT 10
A19-17	KEY 7	A19-62	KEY C	22	T 3
A19-18	KEY 2	A20-1	POWER SUPPLY CONN	20	INT VEC BIT 15
A19-19	KEY 0	A20-2	POWER SUPPLY CONN	20	GATE ILSA
A19-20	X0 STB	A20-3	ENAB LAMP MPX	XX	ACT LVL 5
A19-21	SS MODE	A20-4	POWER SUPPLY CONN	20	INT VEC BIT 14
A19-22	KEY 1	A20-5	NO CONNECTION	20	INT VEC BIT 15
A19-23	KEY A	A20-6	NO CONNECTION	20	LAMP BUS 13
A19-24	CLEAR BUS T7	A20-7	GATE INT	17	LAMP BUS 11
A19-25	GATE KDR TO ACC	A20-8	DC RESET P2	19	ACT LVL 2
A19-26	DC RESET P2	A20-9	RESET INT	17	INH STOR
A19-27	GATE KDR TO IAR	A20-10	NO CONNECTION	20	INT VEC BIT 16
A19-28	KEY 9	A20-11	LAMP BUS 15	20	LAMP BUS 12
A19-29	CONSOLE INT	A20-12	LAMP BUS 9	20	T 0
A19-30	T 0 CHECK	A20-13	ACT LVL A	20	LAMP BUS 10
A19-31	OP CHECK	A20-14	GATE LAMPS P0	20	X 3
A19-32	PHASE A REF	A20-15	LAMP BUS 8	20	SYSCP REF P2
A19-33	OP CHECK	A20-16	GATE LAMPS P1	20	MEM WRITE
A19-34	MD BIT 16	A20-17	GATE LAMPS P2	20	X 0
A19-35	T 5	A20-18	LAMP MPX B	20	MEM READ
A19-36	CLEAR MODE	A20-19	GATE LAMPS P3	20	POWER SUPPLY CONN
A19-37	T 3	A20-20	LAMP BUS 14	20	POWER SUPPLY CONN
A19-38	X 5			20	NO CONNECTION

DRAW
I. DRAWCHECKED
A. FREDELL

1ST RLSED

ORIGINATOR
TOM WALTERS1ST/REV RLSE APPROVAL
J. ROYERREV RLSED
8-8-75

THIS DRAWING IS THE PROPERTY OF
COMPUTER HARDWARE INC. AND IS
NOT TO BE REPRODUCED OR
TRANSMITTED IN ANY FORM OR BY
ANY MEANS, ELECTRONIC OR
MECHANICAL, INCLUDING PHOTOCOPYING,
RECORDING, OR BY ANY INFORMATION
STORAGE AND RETRIEVAL SYSTEM,
WITHOUT THE WRITTEN PERMISSION
OF COMPUTER HARDWARE INC.


 COMPUTER
HARDWARE
INC.

DASH

FILE NUMBER

POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL
A21-4	STG ADD BIT 4	A21-49	MD BIT 11	21 -	MD BIT 11	A22-32	DES 5
A21-5	STG ADD BIT 5	A21-50	CD BIT 12	9 -	CD BIT 12	A22-33	MRT STG PRT S-110
A21-6	STG ADD BIT 6	A21-51	MD BIT 12	21 -	MD BIT 12	A22-34	DES 6
A21-7	STG ADD BIT 7	A21-52	CD BIT 13	9 -	CD BIT 13	A22-35	DES 4
A21-8	STG ADD BIT 8	A21-53	MD BIT 13	21 -	MD BIT 13	A22-36	DES 7
A21-9	STG ADD BIT 9	A21-54	CD BIT 14	9 -	CD BIT 14	A22-37	DES 5
A21-10	STG ADD BIT 10	A21-55	MD BIT 14	21 -	MD BIT 14	A22-38	DES 8
A21-11	STG ADD BIT 11	A21-56	CD BIT 15	9 -	CD BIT 15	A22-39	DES 6
A21-12	STG ADD BIT 12	A21-57	MD BIT 15	21 -	MD BIT 15	A22-40	DES 9
A21-13	STG ADD BIT 13	A21-58	CD BIT 16	9 -	CD BIT 16	A22-41	DES 7
A21-14	STG ADD BIT 14	A21-59	MD BIT 16	21 -	MD BIT 16	A22-42	DES 10
A21-15	STG ADD BIT 15	A21-60	CD BIT 17	12 -	CD BIT 17	A22-43	CHECK STOP S-111
A21-16	SELECT CSM 1	A21-61	MD BIT 17	21 -	MD BIT 17	A22-44	DES 11
A21-17	SELECT CSM 2	A21-62	STG ADD BIT 3	8 -	STG ADD BIT 3	A22-45	S STEP S-112
A21-18	SELECT CSM 3	A22-1	POWER SUPPLY CONN	22	POWER SUPPLY CONN	A22-46	LAMP BUS 5
A21-19	SELECT CSM 4	A22-2	POWER SUPPLY CONN	22	POWER SUPPLY CONN	A22-47	SAR CMP S-112
A21-20	SELECT CSM 5	A22-3	POWER SUPPLY CONN	22	POWER SUPPLY CONN	A22-48	LAMP BUS 1
A21-21	SELECT CSM 6	A22-4	POWER SUPPLY CONN	22	POWER SUPPLY CONN	A22-49	S CYCLE S-112
A21-22	SELECT CSM 7	A22-5	POWER SUPPLY CONN	22	POWER SUPPLY CONN	A22-50	LAMP BUS 16
A21-23	SELECT CSM 8	A22-6	OP CHECK	8 +	OP CHECK	A22-51	DISP/SP S-112
A21-24	MEM WRITE	A22-7	HEX BIT 2	19 -	HEX BIT 2	A22-52	LAMP BUS 15
A21-25	MEM READ	A22-8	WAIT	8 +	WAIT	A22-53	LAMP BUS 0
A21-26	CD BIT 0	A22-9	HEX BIT 7	17 -	HEX BIT 7	A22-54	LAMP BUS 3
A21-27	MD BIT 0	A22-10	RUN LAMP	8 +	RUN LAMP	A22-55	LAMP BUS 2
A21-28	CD BIT 1	A22-11	HEX BIT 15	19 -	HEX BIT 15	A22-56	LAMP BUS 4
A21-29	MD BIT 1	A22-12	SPARE LAMP	9 +	SPARE LAMP	A22-57	NO CONNECTION
A21-30	CD BIT 2	A22-13	HEX BIT 11	XX -	HEX BIT 11	A22-58	LAMP BUS 8
A21-31	MD BIT 2	A22-14	RESET S-308	9 +	RESET S-308	A22-59	NO CONNECTION
A21-32	CD BIT 3	A22-15	HEX BIT 3	22 -	HEX BIT 3	A22-60	LAMP BUS 17
A21-33	MD BIT 3	A22-16	SES 0	8 +	SES 0	A22-61	NO CONNECTION
A21-34	CD BIT 4	A22-17	HEX BIT 1	22 -	HEX BIT 1	A22-62	LAMP BUS 7
A21-35	MD BIT 4	A22-18	SES 1	8 +	SES 1	B08-1	ACC BIT 0
A21-36	CD BIT 5	A22-19	HEXD ENAB	22	HEXD ENAB	B08-2	HEX BIT 0
A21-37	MD BIT 5	A22-20	SES 2	17 -	SES 2	B08-3	ACC BIT 1
A21-38	CD BIT 6	A22-21	HEX BIT 5	22	HEX BIT 5	B08-4	TO + X0 RESET
A21-39	MD BIT 6	A22-22	SES 3	8 +	SES 3	B08-5	HEX BIT 2
A21-40	CD BIT 7	A22-23	HEX BIT 10	22	HEX BIT 10	B08-6	ACC BIT 2
A21-41	MD BIT 7	A22-24	INT DISABLE S-109	9 +	INT DISABLE S-109	B08-7	HEX BIT 3
A21-42	CD BIT 8	A22-25	HEX BIT 8	22	HEX BIT 8	B08-8	ACC BIT 3
A21-43	MD BIT 8	A22-26	DES 2	9 +	DES 2	B08-9	MAR CMP P1
A21-44	CD BIT 9	A22-27	HEX BIT 13	22	HEX BIT 13	B08-10	SELECT CSM 8
A21-45	MD BIT 9	A22-28	DES 3	9 +	DES 3	B08-11	LOAD MAR STB
A21-46	CD BIT 10	A22-29	KEY 0	22	KEY 0	B08-12	ENAB IXR P1
A21-47	MD BIT 10	A22-30	DES 4	22	DES 4	B08-13	ACC BIT 6
A21-48	CD BIT 11	A22-31	KEY 1	22	KEY 1	B08-14	DSR CLOCK

DASH	FILE NUMBER	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	<small>This sheet contains design data information. It is not to be used for any other purpose without the express approval of the originator. It is the responsibility of the user to verify the data is correct before use.</small>
		ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



POINT LIST	POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL	POINT
R03-15	8 +	HEX BIT 6	B08-60	POWER SUPPLY CONN	8	SYSCP REF P2	809-43
R03-16	10 +	ACC BIT 7	B08-61	POWER SUPPLY CONN	8	GATE DSR TO BUS	B09-44
R03-17	8 +	HEX BIT 7	B08-62	POWER SUPPLY CONN	8	I/O IN BIT 10	B09-45
B08-18	8 +	SELECT CSM 2	B09-1	ACC BIT 14	10 +	HOLD CS ADD (X7)	B09-46
B08-19	8 +	SELECT CSM 1	B09-2	HEX BIT 10	9 +	STG ADD BIT 10	B09-47
B08-20	17 +	SEL HEXD A	B09-3	ACC BIT 10	10 +	I/O IN BIT 11	B09-48
B08-21	14 +	I/O IN BIT 7	B09-4	HEX BIT 11	9 +	STG ADD BIT 11	B09-49
B08-22	14 +	ENAB SAR BIT 0	B09-5	ACC BIT 11	10 +	STG ADD BIT 8	B09-50
B08-23	XX -	GATE DSR TO BUS	B09-6	HEX BIT 14	9 +	GATE SBR TO BUS	B09-51
B08-24	8 +	HEX BIT 1	B09-7	SEL HEAD B	17 +	I/O IN BIT 9	B09-52
B08-25	8 +	STG ADD BIT 5	B09-8	HEX BIT 15	9 +	STG ADD BIT 13	B09-53
B08-26	17 +	SEL HEAD A	B09-9	SEL HEAD A	17 +	STG ADD BIT 14	B09-54
B08-27	16 -	GATE MAR TO BUS	B09-10	KEY DATA 8	9 +	I/O IN BIT 8	B09-55
B08-28	11 -	SYSCP REF P2	B09-11	HEX BIT 8	9 +	GATE IAR TO BUS	B09-56
B08-29	19 -	GATE KDR TO BUS	B09-12	ACC BIT 15	10 +	GATE MAR TO BUS	B09-57
B08-30	15 -	GATE SBR TO BUS	B09-13	ACC BIT 12	10 +	TO + X0 RESET	B09-58
B08-31	10 +	ACC BIT 4	B09-14	ACC BIT 9	10 +	POWER SUPPLY CONN	B09-59
B08-32	8 +	SELECT CSM 6	B09-15	HEX BIT 12	9 +	POWER SUPPLY CONN	B09-60
B08-33	8 +	HEX BIT 4	B09-16	ACC BIT 13	10 +	POWER SUPPLY CONN	B09-61
B08-34	14 +	I/O IN BIT 6	B09-17	HEX BIT 13	9 +	POWER SUPPLY CONN	B09-62
B08-35	8 +	HEX BIT 5	B09-18	HEX BIT 9	9 +	EXT BIT 0	B10-1
B08-36	10 +	ACC BIT 5	B09-19	ACC BIT 8	10 +	ACC BIT 15 SERIAL IN	B10-2
B08-37	14 +	I/O IN BIT 5	B09-20	LOAD MAR STR	16 -	BUS BIT 13	B10-3
B08-38	14 +	I/O IN BIT 4	B09-21	KEY REG DATA	19 +	BUS BIT 12	B10-4
B08-39	8 +	SELECT CSM 4	B09-22	MAR CMP P1	8 +	BUS BIT 15	B10-5
B08-40	11 +	SELECT CSM 3	B09-23	KEY DATA CLOCK	19 +	ACC BIT 14	B10-6
B08-41	8 +	ADV CS CLOCK	B09-24	STG ADD BIT 15	9 -	ACC BIT 8	B10-7
B08-42	8 +	SELECT CSM 5	B09-25	MAR 4-7 = 0	8 +	BUS BIT 14	B10-8
B08-43	14 +	I/O IN BIT 2	B09-26	I/O IN BIT 15	14 +	ACC BIT 9	B10-9
B08-44	8 +	SELECT CSM 7	B09-27	INH STOR	17 -	ALU = 0	B10-10
B08-45	8 -	STG ADD BIT 4	B09-28	I/O IN BIT 14	14 +	ACC BIT 10	B10-11
B08-46	14 +	I/O IN BIT 3	B09-29	ENAB IXR P1	8 +	BUS BIT 10	B10-12
B08-47	16 -	GATE IAR TO BUS	B09-30	MAR CMP P2	8 +	ACC BIT 11	B10-13
B08-48	9 +	KEY DATA 8	B09-31	ENAB IXR P2	8 +	GATE ACC TO BUS	B10-14
B08-49	8 -	STG ADD BIT 3	B09-32	I/O IN BIT 13	14 +	ALU CN	B10-15
B08-50	8 -	STG ADD BIT 7	B09-33	MAR BIT 14	9 +	BUS BIT 8	B10-16
B08-51	8 -	STG ADD BIT 6	B09-34	MAR BIT 15	9 +	DRG = 0	B10-17
B08-52	8 +	MAR 4-7 = 0	B09-35	EMCSL 123	9 -	BUS BIT 11	B10-18
B08-53	8 +	ENAB IXR P2	B09-36	DSR CLOCK	XX +	GATE EXT TO BUS	B10-19
B08-54	14 +	I/O IN BIT 0	B09-37	I/O IN BIT 12	14 +	NO CONNECTION	B10-20
B08-55	8 +	MAR CMP P2	B09-38	STG ADD BIT 9	9 -	NO CONNECTION	B10-21
B08-56	19 +	KEY DATA CLOCK	B09-39	GEN ADD BIT 15	17 +	NO CONNECTION	B10-22
B08-57	14 +	I/O IN BIT 1	B09-40	ADV CS CLOCK	11 +	ACC BIT 12	B10-23
B08-58	11 +	HOLD CS ADD (X7)	B09-41	STG ADD BIT 12	9 -	BUS BIT 9	B10-24
B08-59	8	POWER SUPPLY CONN	B09-42	GATE KDR TO BUS	19 -	SYSCP REF P1	B10-25

DASH	FILE NUMBER	DRAWN	CHECKED	REV RLS'D	THIS DOCUMENT IS UNCLASSIFIED UNLESS INDICATED OTHERWISE DATE 10-15-2010 BY 60322 UCBAW/STP OF ANY OTHER INFORMATION FOR THIS DOCUMENT IS CONTAINED HEREIN IS UNCLASSIFIED DATE 10-15-2010 BY 60322 UCBAW/STP
		ORIGINATOR	REV/REV RLS'D APPROVAL	REV RLS'D	
		I. DRAW	A. FREDELL	8-8-75	
		TOM WALTERS	J. ROYER		

POINT LIST

POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL
B10-26	LOAD TAC GATE	B11-9	SS MODE	B11-54	MD BIT 7
B10-27	LAMP BUS 8	B11-10	SS MODE	B11-55	COPS+CLEAR
B10-28	NO CONNECTION	B11-11	TCP RESET	B11-56	MD BIT 2
B10-29	LAMP BUS 10	B11-12	START TCP STB	B11-57	MD BIT 1
B10-30	NO CONNECTION	B11-13	ADV CS CLOCK	B11-58	MD BIT 3
B10-31	ACC BIT 13	B11-14	LAMP BUS 0	B11-59	POWER SUPPLY CONN
B10-32	NO CONNECTION	B11-15	LAMP BUS 6	B11-60	POWER SUPPLY CONN
B10-33	LAMP BUS 9	B11-16	CS LEVEL	B11-61	POWER SUPPLY CONN
B10-34	EXT BIT 15 SERIAL IN	B11-17	X 2	B11-62	POWER SUPPLY CONN
B10-35	LAMP BUS 11	B11-18	RUN + SS MODE	B12-1	RUN
B10-36	NO CONNECTION	B11-19	CS LEVEL	B12-2	STOP T CLOCK
B10-37	GATE LAMPS P8	B11-20	SET BSI	B12-3	OP BIT 9
B10-38	NO CONNECTION	B11-21	GATE IXR TO OPR	B12-4	IXR ADD 0
B10-39	NO CONNECTION	B11-22	T 6	B12-5	START REQ INT BSI
B10-40	NO CONNECTION	B11-23	HOLD CS ADD (X7)	B12-6	RUN + SS MODE
B10-41	ACC BIT 15	B11-24	DC RESET	B12-7	START TCP STB
B10-42	NO CONNECTION	B11-25	SR BIT 0	B12-8	START REQ P1
B10-43	GATE MD TO DRG 8-15	B11-26	X 7	B12-9	GATE DISP TO DRG
B10-44	MD BIT 14	B11-27	SR BIT 1	B12-10	OP BIT 6
B10-45	MD BIT 8	B11-28	SR BIT 2	B12-11	GATE DISP TO TAC
B10-46	MD BIT 10	B11-29	SR BIT 5	B12-12	OP BIT 7
B10-47	MD BIT 14	B11-30	SR BIT 3	B12-13	TAG Y = 0
B10-48	LAMP BUS 14	B11-31	MD BIT 4	B12-14	OP BIT 8
B10-49	LAMP BUS 12	B11-32	SR BIT 4	B12-15	TAG X = 7
B10-50	EXT BIT 15	B11-33	NO CONNECTION	B12-16	TAG X = 0
B10-51	EXT BIT 14	B11-34	PARITY 0-7 EVEN	B12-17	OP BIT 11
B10-52	LAMP BUS 15	B11-35	GATE MD TO OPR	B12-18	OP BIT 15
B10-53	MD BIT 9	B11-36	LAST I	B12-19	OP BIT 10
B10-54	LAMP BUS 13	B11-37	S CYCLE S-112	B12-20	NO CONNECTION
B10-55	MD BIT 11	B11-38	X10	B12-21	OP BIT 14
B10-56	MD BIT 15	B11-39	NO CONNECTION	B12-22	MD BIT 14
B10-57	MD BIT 12	B11-40	MD BIT 6	B12-23	MD BIT 9
B10-58	NO CONNECTION	B11-41	MD BIT 0	B12-24	SET BSI
B10-59	POWER SUPPLY CONN	B11-42	CS REQUEST	B12-25	DIV CYP HOLD T7
B10-60	POWER SUPPLY CONN	B11-43	SLC HOLD T7	B12-26	T 2
B10-61	POWER SUPPLY CONN	B11-44	GATE I/O TO BUS	B12-27	MPY HOLD T7
B10-62	POWER SUPPLY CONN	B11-45	CS ERR CHK STP	B12-28	MPY SHIFT
B11-1	LAMP BUS 2	B11-46	MD BIT 5	B12-29	SHOP SHIFT
B11-2	S STEP S-112	B11-47	SP BIT	B12-30	LOAD IXR 8-15 GATE
B11-3	SR BIT 7	B11-48	SHOP SHIFT	B12-31	GATE MD TO OPR
B11-4	LAMP BUS 3	B11-49	MD BIT 16	B12-32	SLC HOLD T7
B11-5	SR BIT 6	B11-50	T 7	B12-33	TAG Y = 7
B11-6	RST EXTEND	B11-51	I/F BLOCK CLOCK	B12-34	CS HOLD T7
B11-7	E3 CYCLE	B11-52	SYSCP REF P1	B12-35	RESET OPR
B11-8	LAMP BUS 1	B11-53	SYSCP REF P2	B12-36	GATE IXR TO OPR

DATE	FILE NUMBER	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSE 8-8-75	THIS POINT LISTING IS THE PROPERTY OF THE COMPANY. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED HEREIN. IT IS TO BE KEPT IN CONFIDENTIALITY AND NOT TO BE DISCLOSED TO OTHERS WITHOUT THE WRITTEN PERMISSION OF THE COMPANY.
		ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSE 8-8-75	 COMPUTER HARDWARE INC.

POINT LIST

POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL
B12-37	ADV CS CLOCK	B13-20	BUS BIT 8	B14-3	I/F IN BIT 12	B14-3	I/F IN BIT 12
B12-38	NO CONNECTION	B13-21	DIV	B14-4	DES 13	B14-4	DES 13
B12-39	OP BIT 12	B13-22	J1 CYCLE	B14-5	CES 13	B14-5	CES 13
B12-40	SYSCP REF P1	B13-23	MPY SHIFT	B14-6	I/F IN BIT 13	B14-6	I/F IN BIT 13
B12-41	OP BIT 13	B13-24	BUS BIT 10	B14-7	DES 14	B14-7	DES 14
B12-42	MD BIT 15	B13-25	CCC = 1	B14-8	CES 14	B14-8	CES 14
B12-43	MD BIT 8	B13-26	OP BIT 13	B14-9	INT VEC BIT 14	B14-9	INT VEC BIT 14
B12-44	I/O IN BIT 9	B13-27	RRDP	B14-10	I/O IN BIT 4	B14-10	I/O IN BIT 4
B12-45	I/O IN BIT 15	B13-28	LAST M	B14-11	I/F IN BIT 15	B14-11	I/F IN BIT 15
B12-46	BUS BIT 12	B13-29	GATE CCC TO IXR	B14-12	SDR BIT 10	B14-12	SDR BIT 10
B12-47	MD BIT 11	B13-30	CCC = J	B14-13	POLL	B14-13	POLL
B12-48	I/O IN BIT 11	B13-31	NO E CYCLE	B14-14	I/O IN BIT 14	B14-14	I/O IN BIT 14
B12-49	I/O IN BIT 10	B13-32	BUS BIT 11	B14-15	SDR BIT 8	B14-15	SDR BIT 8
B12-50	I/O IN BIT 13	B13-33	BUS BIT 14	B14-16	INT VEC BIT 13	B14-16	INT VEC BIT 13
B12-51	I/O IN BIT 14	B13-34	DIV OVFL RST CCC	B14-17	I/O IN BIT 6	B14-17	I/O IN BIT 6
B12-52	I/O IN BIT 12	B13-35	ADV CS CLOCK	B14-18	CES 15	B14-18	CES 15
B12-53	BUS BIT 14	B13-36	SPARE	B14-19	DES 15	B14-19	DES 15
B12-54	PHASE A REF	B13-37	BUS BIT 13	B14-20	I/F IN BIT 6	B14-20	I/F IN BIT 6
B12-55	I/O IN BIT 8	B13-38	MPY	B14-21	I/F IN BIT 14	B14-21	I/F IN BIT 14
B12-56	MD BIT 12	B13-39	BUS BIT 15	B14-22	DXFR	B14-22	DXFR
B12-57	MD BIT 13	B13-40	GATE LAMPS P2	B14-23	AREA 0	B14-23	AREA 0
B12-58	MD BIT 10	B13-41	E2 CYCLE	B14-24	E3 DXFR	B14-24	E3 DXFR
B12-59	POWER SUPPLY CUNN	B13-42	BUS BIT 12	B14-25	END OP	B14-25	END OP
B12-60	POWER SUPPLY CUNN	B13-43	GATE LAMPS P5	B14-26	E2 DXFR	B14-26	E2 DXFR
B12-61	POWER SUPPLY CUNN	B13-44	LAMP BUS 4	B14-27	NO CONNECTION	B14-27	NO CONNECTION
B12-62	POWER SUPPLY CUNN	B13-45	GATE DIV OVFL T7	B14-28	ERROR CHK	B14-28	ERROR CHK
B13-1	CARRY	B13-46	BUS BIT 9	B14-29	NO CONNECTION	B14-29	NO CONNECTION
B13-2	T 7	B13-47	LAMP BUS 16	B14-30	ENOP 6	B14-30	ENOP 6
B13-3	T 0	B13-48	ADDDP	B14-31	TRACE S-112	B14-31	TRACE S-112
B13-4	T 4	B13-49	DSI	B14-32	XIO	B14-32	XIO
B13-5	DC RESET P1	B13-50	SUBOP	B14-33	OP BIT 10	B14-33	OP BIT 10
B13-6	DIV E SHIFT	B13-51	BSC	B14-34	BSI	B14-34	BSI
B13-7	MPY E1	B13-52	LAMP BUS 2	B14-35	NO CONNECTION	B14-35	NO CONNECTION
B13-8	SLOOP	B13-53	LAMP BUS 17	B14-36	LDX OP BIT 10	B14-36	LDX OP BIT 10
B13-9	T 0	B13-54	LAMP BUS 0	B14-37	INH INTERRUPT	B14-37	INH INTERRUPT
B13-10	ILLOPS	B13-55	GATE STAT TO SBR	B14-38	NO CONNECTION	B14-38	NO CONNECTION
B13-11	TAG	B13-56	LAMP BUS 1	B14-39	ENAS SAR BIT 0	B14-39	ENAS SAR BIT 0
B13-12	OVERFLOW	B13-57	LAMP BUS 5	B14-40	NO CONNECTION	B14-40	NO CONNECTION
B13-13	T 3	B13-58	LAMP BUS 3	B14-41	SYSCP REF P1	B14-41	SYSCP REF P1
B13-14	DIV CMP HOLD T7	B13-59	POWER SUPPLY CUNN	B14-42	T 6	B14-42	T 6
B13-15	NO EA OP	B13-60	POWER SUPPLY CUNN	B14-43	NO LVL ACT	B14-43	NO LVL ACT
B13-16	DIV CMP HOLD T7	B13-61	POWER SUPPLY CUNN	B14-44	ADV CS CLOCK	B14-44	ADV CS CLOCK
B13-17	SYSCP REF P1	B13-62	DES 12	B14-45	DC RESET P1	B14-45	DC RESET P1
B13-18	SKIP COND	B14-1	I/O IN BIT 13	B14-46	ENDOP EARLY	B14-46	ENDOP EARLY
B13-19		B14-2		B14-47	NO CONNECTION	B14-47	NO CONNECTION


DASH _____ FILE NUMBER _____

DRAWN I. DRAW
 ORIGINATOR TOM WALTERS

CHECKED A. FREDELL
 1ST/REV RLSE APPROVAL J. ROYER

1ST RLSED
 REV RLSED 8-8-75

THIS UNIT CANNOT OPERATE WITHOUT THE PROPER INSTALLATION OF THE POINT LIST INFORMATION. THE POINT LIST INFORMATION IS THE PROPERTY OF COMPUTER HARDWARE INC. AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.



POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL
B14-48	OP BIT 11	B15-31	DRG BIT 0	B16-14	DDL PREC OP	B16-14	
B14-49	COPS+CLEAR	B15-32	OP BIT 6	B16-15	RST TAC	B16-15	
B14-50	INT DISABLE S-109	B15-33	DIFF SIGN	B16-16	LOAD IXR 0-7 GATE	B16-16	
B14-51	OP BIT 5	B15-34	DIV OVFL RST CCC	B16-17	ADV IAR GATE	B16-17	
B14-52	TAG	B15-35	OVERFLOW ENAB SET	B16-18	LOAD IAR GATE	B16-18	
B14-53	NO CONNECTION	B15-36	OP BIT 7	B16-19	DIV CXP HOLD T7	B16-19	
B14-54	LDX	B15-37	OP BIT 3	B16-20	GATE MD TO DRG 8-15	B16-20	
B14-55	NO CONNECTION	B15-38	OP BIT 5	B16-21	OP BIT 0	B16-21	
B14-56	START REQ INT BSI	B15-39	T 5	B16-22	COMP LESS OR EQUAL	B16-22	
B14-57	LAST I	B15-40	GATE DIV OVFL T7	B16-23	T 5	B16-23	
B14-58	NO CONNECTION	B15-41	CCC = 0	B16-24	GATE ALU TO ACC	B16-24	
B14-59	POWER SUPPLY CONN	B15-42	GATE SBR TO CCC	B16-25	SYSCP REF P2	B16-25	
B14-60	POWER SUPPLY CONN	B15-43	T 7	B16-26	11 CYCLE	B16-26	
B14-61	POWER SUPPLY CONN	B15-44	DRG = 0	B16-27	SENSE OP	B16-27	
B14-62	POWER SUPPLY CONN	B15-45	ALU CARRY OUT	B16-28	LOAD IXR 8-15. GATE	B16-28	
B15-1	EOR	B15-46	BSI	B16-29	OP BIT 9	B16-29	
B15-2	SET BSI	B15-47	MAR BIT 15	B16-30	INT BSI 11 12	B16-30	
B15-3	X D	B15-48	IXR ADD 0	B16-31	BSC	B16-31	
B15-4	ACC 9IT 0	B15-49	SYSCP REF P2	B16-32	E CYCLES	B16-32	
B15-5	MPY E1	B15-50	T 2	B16-33	READ	B16-33	
B15-6	COPS+CLEAR	B15-51	ALU BIT 0	B16-34	TU + XO RESET	B16-34	
B15-7	E1 CYCLE	B15-52	T 1	B16-35	T 7	B16-35	
B15-8	T 4	B15-53	GATE SBR TO BUS	B16-36	CLEAR BUS T7	B16-36	
B15-9	KPY	B15-54	SPARE	B16-37	LDOOP	B16-37	
B15-10	OP BIT 9	B15-55	GATE SBR TO IXR P1	B16-38	SKIP COND	B16-38	
B15-11	DIV E1	B15-56	GATE SBR TO IAR P2	B16-39	X 1	B16-39	
B15-12	EXT BIT 15	B15-57	T 3	B16-40	GATE SBR TO IXR P1	B16-40	
B15-13	DIV	B15-58	ACC BIT 1	B16-41	E1 CYCLE	B16-41	
B15-14	ZERO REM	B15-59	POWER SUPPLY CONN	B16-42	GATE ALU TO BUS	B16-42	
B15-15	GATE IXR TO OPR	B15-60	POWER SUPPLY CONN	B16-43	DC RESET P1	B16-43	
B15-16	QUOT CORR	B15-61	POWER SUPPLY CONN	B16-44	GATE IAR TO BUS	B16-44	
B15-17	EXT BIT 15 SERIAL IN	B15-62	POWER SUPPLY CONN	B16-45	T 0	B16-45	
B15-18	ALU SUB	B16-1	COPS+CLEAR	B16-46	STD	B16-46	
B15-19	EMCSL 123	B16-2	STS	B16-47	MPY E1	B16-47	
B15-20	SUBOP	B16-3	12 CYCLE	B16-48	BSI	B16-48	
B15-21	IXR ADD 2	B16-4	RST DRG	B16-49	E3 CYCLE	B16-49	
B15-22	MAR BIT 14	B16-5	GATE ADR TO IAR	B16-50	MDX	B16-50	
B15-23	DIV E	B16-6	BSIE	B16-51	ZERO REM	B16-51	
B15-24	ACC BIT 0 = DRG BIT 0	B16-7	T 2	B16-52	STX	B16-52	
B15-25	T 6	B16-8	COMP EQUAL	B16-53	CMPOP	B16-53	
B15-26	OP BIT 12	B16-9	GATE EXT TO BUS	B16-54	SPARE	B16-54	
B15-27	ALU OVFL	B16-10	T 6	B16-55	INH ALU TO ACC	B16-55	
B15-28	NO CONNECTION	B16-11	LAST I	B16-56	OP BIT 5	B16-56	
B15-29	TAC BIT 0	B16-12	MDX SKIP	B16-57	CCC = 1	B16-57	
B15-30	ACC BIT 15 SERIAL IN	B16-13	X10	B16-58	RST ACC	B16-58	

POINT LIST

DASH _____
FILE NUMBER _____

DRAWN
I. DRAW

ORIGINATOR
TOM WALTERS


CHECKED
A. FREDRELL

1ST/REV RLSE APPROVAL
J. ROYER

1ST RLSED

REV RLSED
8-8-75

This is a computer program. It is not to be used for any other purpose. It is not to be distributed outside the organization. It is not to be used for any other purpose. It is not to be distributed outside the organization.



POINT LIST

POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL
B16-59	POWER SUPPLY CONN	B17-42	OP BIT 5	11 -	B18-25
B16-60	POWER SUPPLY CONN	B17-43	X 2	11 +	B18-26
B16-61	POWER SUPPLY CONN	B17-44	TAG	11 +	B18-27
B16-62	POWER SUPPLY CONN	B17-45	INT ACK	17 -	B18-28
B17-1	DIV	B17-46	E3 CYCLE	17 +	B18-29
B17-2	MPY	B17-47	NO E CYCLE	17 +	B18-30
B17-3	FLT	B17-48	READ	18 -	B18-31
B17-4	EDR	B17-49	STS	17 -	B18-32
B17-5	STX	B17-50	I/F CS DATA STORE	21 -	B18-33
B17-6	OR	B17-51	SEL HEXD A	17 +	B18-34
B17-7	STO	B17-52	COPS DISP CYCLE	19 -	B18-35
B17-8	MCM	B17-53	T 0	12 -	B18-36
B17-9	AND	B17-54	T 5	12 -	B18-37
B17-10	OP BIT 0	B17-55	GATE I/O TO SBR	17 -	B18-38
B17-11	COPS+CLEAR	B17-56	INDST	17 -	B18-39
B17-12	WAIT	B17-57	SLCOP	17 +	B18-40
B17-13	ILLOPS	B17-58	SAR CMP S-112	22 -	B18-41
B17-14	ENDOP EARLY	B17-59	POWER SUPPLY CONN	17 +	B18-42
B17-15	CCC = 0	B17-60	POWER SUPPLY CONN	17 -	B18-43
B17-16	BSC	B17-61	POWER SUPPLY CONN	17 -	B18-44
B17-17	DLOP	B17-62	POWER SUPPLY CONN	17 -	B18-45
B17-18	SHOPS	B18-1	AREA U	18 -	B18-46
B17-19	MAR CMP	B18-2	POLL INT	18 +	B18-47
B17-20	CS LEVEL	B18-3	I/F OUT BIT 2	18 -	B18-48
B17-21	SENSE OP	B18-4	T 4	12 -	B18-49
B17-22	CPU CLOCK	B18-5	SBR BIT 14	9 +	B18-50
B17-23	OP BIT 1	B18-6	I/F POLL	18 -	B18-51
B17-24	OP BIT 2	B18-7	SBR BIT 12	9 +	B18-52
B17-25	GATE LAMPS P7	B18-8	T 2	12 -	B18-53
B17-26	IAR CMP S-112	B18-9	I/F OUT BIT 14	18 -	B18-54
B17-27	LDS	B18-10	I/F OUT BIT 12	18 -	B18-55
B17-28	HEXD ENAB	B18-11	SBR BIT 10	9 +	B18-56
B17-29	INH PAR CHK ON INT	B18-12	SBR BIT 4	8 +	B18-57
B17-30	WRITE	B18-13	I/F OUT BIT 10	18 -	B18-58
B17-31	RROP	B18-14	I/F OUT BIT 0	18 -	B18-59
B17-32	SKIP COND	B18-15	DXFR	18 +	B18-60
B17-33	RROP	B18-16	I/F OUT BIT 4	18 -	B18-61
B17-34	OP BIT 4	B18-17	ENOP 2	XX +	B18-62
B17-35	OP BIT 3	B18-18	E3 CYCLE	17 +	B19-1
B17-36	RESET INT	B18-19	I/F DXFR	18 -	B19-2
B17-37	NO EA OP	B18-20	CS REQUEST	18 +	B19-3
B17-38	MDX	B18-21	E2 DXFR	18 +	B19-4
B17-39	GATE DES TO I/O	B18-22	E1 CYCLE	17 -	B19-5
B17-40	LDX	B18-23	E3 DXFR	18 +	B19-6
B17-41	T 2	B18-24	T 6	12 -	

DASH	FILE NUMBER	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSE 8-8-75	<p style="font-size: small;">THIS PRINT CONTAINS INFORMATION OF CONFIDENTIAL OR PROPRIETARY NATURE AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION FROM COMPUTER HARDWARE INC.</p>
		ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSE 8-8-75	 COMPUTER HARDWARE INC.

POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL
B19-7	OP BIT 15	B19-52	LAMP BUS 17	B20-35	INT REQ 0	B20-35	INT REQ 0
B19-8	WRT STG PRT S-110	B19-53	STOP T CLOCK	B20-36	LAMP CLOCK	B20-36	LAMP CLOCK
B19-9	GATE DES TO I/O	B19-54	SP BIT	B20-37	INT REQ 3	B20-37	INT REQ 3
B19-10	DC RESET	B19-55	ENDOP EARLY	B20-38	I/F IN BIT 3	B20-38	I/F IN BIT 3
B19-11	RUN S-112	B19-56	I/MX PAR CHK ON INT	B20-39	NO CONNECTION	B20-39	NO CONNECTION
B19-12	T 2	B19-57	T 1	B20-40	NO CONNECTION	B20-40	NO CONNECTION
B19-13	I/MX STOP	B19-58	START REQ INT BSI	B20-41	INT REQ 2	B20-41	INT REQ 2
B19-14	GATE KDR TO SBR	B19-59	POWER SUPPLY CONN	B20-42	SBR BIT 8	B20-42	SBR BIT 8
B19-15	PWR ON RST	B19-60	POWER SUPPLY CONN	B20-43	END OP	B20-43	END OP
B19-16	ENCP 5	B19-61	POWER SUPPLY CONN	B20-44	NO CONNECTION	B20-44	NO CONNECTION
B19-17	DC RESET P1	B19-62	POWER SUPPLY CONN	B20-45	INT ACK	B20-45	INT ACK
B19-18	STOP	B20-1	SBR BIT 15	B20-46	NO CONNECTION	B20-46	NO CONNECTION
B19-19	TRACE	B20-2	I/F IN BIT 2	B20-47	NO CONNECTION	B20-47	NO CONNECTION
B19-20	START TCP STB	B20-3	POLL INT	B20-48	T 6	B20-48	T 6
B19-21	PROG STOP	B20-4	INT VEC BIT 12	B20-49	NO CONNECTION	B20-49	NO CONNECTION
B19-22	OP BIT 9	B20-5	INT VEC BIT 12	B20-50	CONTROL	B20-50	CONTROL
B19-23	CLOCK SDR 0-7	B20-6	I/F IN BIT 0	B20-51	AREA 7	B20-51	AREA 7
B19-24	CMP CHK	B20-7	SBR BIT 1	B20-52	INT VEC BIT 0	B20-52	INT VEC BIT 0
B19-25	ILLOPS	B20-8	INT VEC BIT 13	B20-53	SBR BIT 9	B20-53	SBR BIT 9
B19-26	LOAD SDR GATE	B20-9	NO LVL ACT	B20-54	NO CONNECTION	B20-54	NO CONNECTION
B19-27	S INST S-112	B20-10	SBR BIT 0	B20-55	NO CONNECTION	B20-55	NO CONNECTION
B19-28	CLOCK SDR 8-15	B20-11	INT VEC BIT 13	B20-56	NO CONNECTION	B20-56	NO CONNECTION
B19-29	MD BIT 17	B20-12	NO CONNECTION	B20-57	NO CONNECTION	B20-57	NO CONNECTION
B19-30	TRACE S-112	B20-13	SBR BIT 14	B20-58	NO CONNECTION	B20-58	NO CONNECTION
B19-31	DISP/SP S-112	B20-14	NO CONNECTION	B20-59	POWER SUPPLY CONN	B20-59	POWER SUPPLY CONN
B19-32	COPS DISP CYCLE	B20-15	I/F IN BIT 1	B20-60	POWER SUPPLY CONN	B20-60	POWER SUPPLY CONN
B19-33	T 4	B20-16	PROG STOP	B20-61	POWER SUPPLY CONN	B20-61	POWER SUPPLY CONN
B19-34	COPS LOAD CYCLE	B20-17	SENSE DEV	B20-62	POWER SUPPLY CONN	B20-62	POWER SUPPLY CONN
B19-35	START CLOCK	B20-18	TRACE	B21-1	I/F OUT BIT 1	B21-1	I/F OUT BIT 1
B19-36	ERROR CHK	B20-19	I/F IN BIT 1	B21-2	I/F IN BIT 1	B21-2	I/F IN BIT 1
B19-37	COPS+CLEAR	B20-20	NO CONNECTION	B21-3	NO CONNECTION	B21-3	NO CONNECTION
B19-38	GATE STAT TO SBR	B20-21	INT REQ 1	B21-4	I/F DC RESET	B21-4	I/F DC RESET
B19-39	CHECK STOP S-111	B20-22	I/F IN BIT 6	B21-5	I/F IN BIT 5	B21-5	I/F IN BIT 5
B19-40	CS ERR CHK STP	B20-23	INT REQ A	B21-6	I/F PROG LOAD BUSY	B21-6	I/F PROG LOAD BUSY
B19-41	SPARE	B20-24	I/F IN BIT 0	B21-7	I/F BLOCK CLOCK	B21-7	I/F BLOCK CLOCK
B19-42	IT CYCLE	B20-25	E2 OXFR	B21-8	I/F CS REQ	B21-8	I/F CS REQ
B19-43	GATE LAMPS P7	B20-26	PHASE A REF	B21-9	I/F IN BIT 2	B21-9	I/F IN BIT 2
B19-44	COND RUN	B20-27	I/F IN BIT 4	B21-10	I/F RESET EXTEND	B21-10	I/F RESET EXTEND
B19-45	X 7	B20-28	NO CONNECTION	B21-11	I/F IN BIT 6	B21-11	I/F IN BIT 6
B19-46	LAMP BUS 7	B20-29	INT REQ 4	B21-12	I/F IN BIT 0	B21-12	I/F IN BIT 0
B19-47	GATE LAMPS P1	B20-30	I/F IN BIT 5	B21-13	I/F IN BIT 3	B21-13	I/F IN BIT 3
B19-48	SP BIT	B20-31	INT REQ 5	B21-14	I/F PWR ON RST	B21-14	I/F PWR ON RST
B19-49	LAMP BUS 16	B20-32	I/F IN BIT 7	B21-15	I/F IN BIT 4	B21-15	I/F IN BIT 4
B19-50	SBR PARITY ODD	B20-33	NO CONNECTION	B21-16	I/F E2+E3	B21-16	I/F E2+E3
B19-51		B20-34	INT REQ B	B21-17	I/F CLOCK	B21-17	I/F CLOCK

DASH	FILE NUMBER	DRAWN I. DRAW	CHECKED A. FREDELL	1ST RLSED	THE POINT LIST IS PROVIDED FOR INFORMATION. REPRODUCTION OF THIS POINT LIST FOR INFORMATION PURPOSES ONLY IS PERMITTED WITHOUT THE WRITTEN PERMISSION FROM COMPUTER HARDWARE INC.
		ORIGINATOR TOM WALTERS	1ST/REV RLSE APPROVAL J. ROYER	REV RLSED 8-8-75	



POINT LIST.


POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL	POINT	SIGNAL
B21-18	I/F CPU CLOCK	18 +	DES 13	B22-46	KEY D	22 -	
B21-19	I/F E1+E5	18 +	DES 14	B22-47	KEY B	22 -	
B21-20	I/F OUT BIT 9	18 -	DES 12	B22-48	KEY C	22 -	
B21-21	I/F CS CYCLE	18 -	DES 15	B22-49	CMP CHK IND	17 -	
B21-22	I/F OUT BIT 0	18 -	LAMP CLOCK	B22-50	KEY E	22 -	
B21-23	I/F OUT BIT 11	18 -	LAMP BUS 12	B22-51	HEX BIT 12	9 +	
B21-24	I/F INH CS REQ	18 +	LAMP MPX A	B22-52	KEY F	22 -	
B21-25	I/F OUT BIT 8	18 -	LAMP BUS 6	B22-53	HEX BIT 14	9 +	
B21-26	I/F CS DATA STORE	21 -	S INST S-112	B22-54	KEY G	22 -	
B21-27	I/F IN BIT 9	18 -	LAMP BUS 15	B22-55	HEX BIT 9	9 +	
B21-28	I/F OUT BIT 4	18 -	TRACE S-112	B22-56	KEY 9	22 -	
B21-29	I/F IN BIT 15	18 -	LAMP BUS 11	B22-57	HEX BIT 4	8 +	
B21-30	I/F POLL	18 -	IAR CMP S-112	B22-58	HEX BIT 6	8 +	
B21-31	I/F OUT BIT 10	18 -	LAMP BUS 14	B22-59	POWER SUPPLY CONN	22	
B21-32	I/F OUT BIT 3	18 -	LAMP BUS 17	B22-60	POWER SUPPLY CONN	22	
B21-33	I/F IN BIT 10	18 -	CONSOLE S-112	B22-61	POWER SUPPLY CONN	22	
B21-34	I/F OUT BIT 5	18 -	LAMP BUS 10	B22-62	POWER SUPPLY CONN	22	
B21-35	I/F IN BIT 11	18 -	RUN S-112				
B21-36	I/F FVHC CLEAR	18 -	LAMP BUS 9				
B21-37	I/F PARITY ERR	18 -	IAY STOP S-305				
B21-38	I/F OUT BIT 7	18 -	SELECT DISPLAY 1				
B21-39	NO CONNECTION	21	PROG LOAD S-311				
B21-40	I/F OUT BIT 6	18 -	LAMP MPX B				
B21-41	I/F OUT BIT 12	18 -	CLEAR STG S-304				
B21-42	I/F DXFR	18 -	DES J				
B21-43	I/F PHASE A	18 -	LAMP MPX 0				
B21-44	I/F OUT BIT 14	18 -	DES 1				
B21-45	I/F OUT BIT 15	18 -	LAMP MPX C				
B21-46	I/F PROG LOAD	18 -	LOAD ACC S-309				
B21-47	I/F IN BIT 14	18 -	PRG CTL RST S-300				
B21-48	I/F IN BIT 8	18 -	LOAD STG S-306				
B21-49	I/F IN BIT 7	18 -	DISP STG S-303				
B21-50	NO CONNECTION	21	LOAD IAR S-300				
B21-51	I/F IN BIT 13	21 -	KEY 2				
B21-52	NO CONNECTION	21 -	CONS INT S-310				
B21-53	I/F IN BIT 12	21 -	KEY 3				
B21-54	NO CONNECTION	21 -	STOP S-301				
B21-55	I/F OUT BIT 2	21 -	KEY 4				
B21-56	I/F OUT BIT 13	18 -	START S-302				
B21-57	I/F STG PRT ERR	18 -	KEY 5				
B21-58	NO CONNECTION	21	SPARE S-307				
B21-59	NO CONNECTION	21	KEY 6				
B21-60	NO CONNECTION	21	PAR CHK				
B21-61	POWER SUPPLY CONN	21	KEY 7				
B21-62	POWER SUPPLY CONN	21	SP CHECK				
			KEY A.				



MEMORY CAGE

FROM	TO	SIGNAL
A21-1	GROUND	
A21-2	GROUND	
A21-3	+5	
A21-4	J1-2	STG ADD 4
A21-5	J1-4	STG ADD 5
A21-6	J1-6	STG ADD 6
A21-7	J1-8	STG ADD 7
A21-8	J1-10	STG ADD 8
A21-9	J1-12	STG ADD 9
A21-10	J1-14	STG ADD 10
A21-11	J1-16	STG ADD 11
A21-12	J1-18	STG ADD 12
A21-13	J1-20	STG ADD 13
A21-14	J1-22	STG ADD 14
A21-15	J1-24	STG ADD 15
A21-16	J1-26	SELECT CSM 1
A21-17	J1-28	SELECT CSM 2
A21-18	J1-30	SELECT CSM 3
A21-19	J1-32	SELECT CSM 4
A21-20	J1-34	SELECT CSM 5
A21-21	J1-36	SELECT CSM 6
A21-22	J1-38	SELECT CSM 7
A21-23	J1-40	SELECT CSM 8
A21-24	J1-42	MEM WRITE
A21-25	J1-44	MEM READ
A21-26	J1-54	CD BIT 0
A21-28	J1-60	CD BIT 1

FROM	TO	SIGNAL
A21-30	J1-66	CD BIT 2
A21-32	J1-72	CD BIT 3
A21-34	J1-78	CD BIT 4
A21-36	J1-84	CD BIT 5
A21-38	J2-4	CD BIT 6
A21-40	J2-10	CD BIT 7
A21-42	J2-16	CD BIT 8
A21-44	J2-22	CD BIT 9
A21-46	J2-28	CD BIT 10
A21-48	J2-34	CD BIT 11
A21-50	J2-40	CD BIT 12
A21-52	J2-46	CD BIT 13
A21-54	J2-52	CD BIT 14
A21-56	J2-58	CD BIT 15
A21-58	J2-64	CD BIT 16
A21-59	J2-66	MD BIT 16
A21-60	J2-70	CD BIT 17
A21-61	J2-72	MD BIT 17
A21-62	J2-74	STG ADD 3




IC 2, 3, 10, 13 NETWORK

FROM	TO	SIGNAL	TERMINATOR
A21-27	J1-56	MD BIT 0	IC2-13
A21-29	J1-62	MD BIT 1	IC2-15
A21-31	J1-68	MD BIT 2	IC2-12
A21-33	J1-74	MD BIT 3	IC2-10
A21-35	J1-80	MD BIT 4	IC10-15
A21-37	J1-86	MD BIT 5	IC10-13
A21-39	J2-6	MD BIT 6	IC10-12
A21-41	J2-12	MD BIT 7	IC10-10
A21-43	J2-18	MD BIT 8	IC3-15
A21-45	J2-24	MD BIT 9	IC3-13
A21-47	J2-30	MD BIT 10	IC3-12
A21-49	J2-36	MD BIT 11	IC3-10
A21-51	J2-42	MD BIT 12	IC11-15
A21-53	J2-48	MD BIT 13	IC11-13
A21-55	J2-54	MD BIT 14	IC11-12
A21-57	J2-60	MD BIT 15	IC11-10



NOTES:

1. USED WITH CABLE CD-2011.



REF:
 C1 THRU C18 6.8 μF 35V
 C19 THRU C36 .0047 μF
 R1 THRU R18 13.7 Ω 7W 1% NON-INDUCTIVE WW

MEMORY INTERFACE




MEMORY PADDLE

SEE NOTES ON SH.3

DASH	FILE NUMBER	DRAWN	CHECKED	1ST RLSED	THIS PRINT CONTAINS TECHNICAL INFORMATION. REPRODUCTION OF THIS PRINT OR ANY INFORMATION CONTAINED HEREIN OR THE ACQUISITION OF ANY ARTICLE HEREFROM FOR UNAUTHORIZED USE IS FORBIDDEN EXCEPT BY SPECIFIC WRITTEN PERMISSION FROM COMPUTER HARDWARE INC.
		ORIGINATOR	1ST/REV. RLSE APPROVAL	REV RLSED	





CORE MODULE ELECTRONICS

The CM contains the circuitry required to drive and sense the core stack. To function, it requires READ and WRITE pulse inputs to generate read and write memory half cycles, respectively. Timing signals generated within the CM are factory set and should not require readjustment for the life of the equipment.

Timing and Control Signals

1. RTD and RTS are current pulses of durations approximately equal to that of the READ timing pulse input and are used to close selected drive and sink switches in the X and Y stack drive circuits. For example, RTDX closes 1 of 8 read-drive floating switches composed of CR17, T17 and Q26. Address decoder IC13 performs the 1 of 8 switch selection. RTSX, RTDY and RTSY perform in a similar manner.
2. WTD and WTS perform the same function as RTD and RTS, but occur during a write half cycle.
3. Strobe is a short positive pulse to the sense amplifiers which occurs approximately at core peaking time during a read half cycle. Strobe is generated by the timing circuits associated with Q21, Q22 and Q23.
4. TZ is a timing pulse enabling input data to control the inhibit current switches. The duration of TZ is approximately equal to that of the WRITE pulse input plus 70ns, the delay time of DL2.

X and Y DRIVE CIRCUITS

X and Y drive currents to the core stack are controlled in magnitude and rise time by two linear, active current sources composed of Q14, Q16 and Q19 and associated components. R50 and C19 form an R-C integrator to control current rise times. Q12 clamps the current magnitudes to a value established by the core stack thermistor to provide current-versus-temperature compensation. Current source outputs are routed to stack drive and sink switch transistors at the core stack periphery by an eight-transformer distribution matrix.

DATA CIRCUITS

Core stack signal sensing is performed by a dual-channel integrated circuit sense amplifier (IC6). The sense lines are terminated by R21. Pins 4 and 5 of IC6 are inputs to a reference amplifier which sets the threshold for identical amplifiers at pins 2-3 and 6-7 of the same IC. Signal threshold is developed across R15 by a precision voltage divider network.

The strobe pulse to the sense amplifier gates the sense amplifier at read time and enables data read-out of the core stack to be transferred to the data output buffers, Q5 and Q6. Q5 and Q6 are fast-on, slow-off devices to effectively stretch the Memory Data (\overline{MD}) output pulse width.

Inhibit switches (Darlington pairs Q₁ - Q₃ and Q₂ - Q₄) supply inhibit currents from remote inhibit resistors to the center-tapped sense/inhibit lines. The inhibit switches are controlled by input data, Control Data (\overline{CD}), as timed by TZ during a write cycle.

CORE MODULE MAGNETICS


The core stack assembly, mounted centrally on the CM contains the lithium-nickel ferrite core arrays positioned between two hinged P.C. boards. The core arrays are affixed to ground planes between the two boards to minimize thermal gradients in the core area. Diode decode matrices for the X and Y axes are located at the core stack periphery.

A thermistor is provided to sense core temperatures. The thermistor becomes a part of a servo loop in the stack drive electronics to compensate for variations in core characteristics with temperature changes.


The core stack is electrically organized as a 3D, 3 wire coincident-current core stack. A memory data word is addressed for read or write by applying one half of the required core switching current on one selected X line and one half on one selected Y line. There are 128 X axis and 64 Y axis drive lines for a total of 8192 word intersections. The core performs the AND logic function in the address selection process, because only when X and Y currents are present in the core aperture will the core be selected.

One of 64 drive lines on each axis is selected via an 8 X 8, two-diode-per-line selection matrix. The third line through the memory cores is used as the common sense-inhibit line for the during read time the sense-inhibit line is used to sense the flux reversal in the core. During write time the sense-inhibit line

is used to inhibit the X and Y currents from setting a core to the "1" state, if "0" is to be written. The magnitude and direction of the inhibit current is such that the net magnetic field is not sufficient to flip the core. In effect the "AND gate" (core) is blocked. Conversely, when "1" is to be written, the inhibit line is not energized. Eighteen sense/inhibit lines are used to read and write the data pattern at the location selected by the coincidence of X and Y currents.



CORE MODULE BLOCK DIAGRAM



CORE MODULE TIMING DIAGRAM




FIGURE 3A 3





FIGURE 4 5

FRONT PANEL

NOTES:







1. USED WITH PT NUMBERS SHOWN ON SHEET 2.
2. LAMP REFERENCE DESIGNATIONS CONSIST OF DRIVER IC & PIN; E.G. DS 439/5, DS439/3, DS434/5, DS434/3, ETC. FOR SHEET D THRU 12.
3. TITLES IN **BOXES** APPLICABLE ON FRONT PANEL OR ON PC FOIL **AS APPLICABLE**; ALL LAMP TITLES APPEAR ON FRONT PANEL.
4. ON SHEETS 9 THRU 12, SIGNALS CROSSING THE DASHED LINE DENOTE USAGE OF THAT PORTION OF CABLE D CONNECTING THE 400 & 500 BOARDS, IE:



WHERE X IS THE PIN, SOCKET, AND CONDUCTOR NUMBER.


5. DISTRIBUTION SYMBOLS ($\frac{1}{2}$, +5, VG, + LAMP, ETC) CONNECT TOGETHER ONLY THOSE CIRCUITS COMMON TO ANY ONE BOARD OR ZONE; CONNECTIONS BETWEEN BOARDS OR ZONES ARE SHOWN BY LINES.
6. DELETED
7. FOIL ARROW ON ALL PC BOARDS DESIGNATES COMPONENT SIDE OF BOARD. DIRECTION OF ARROW DESIGNATES TOP OF BOARD

B -1 FRONT PANEL USES -1 "100" BOARD WITH DESCENDING KEY NUMBERS; -3 PANEL USES -3 BOARD WITH ASCENDING PATTERN.




3.3K RESISTOR NETWORKS 001,002

QTY. REQD.	PART OR FILE NUMBER	NOMENCLATURE	REQ. PART NO. OR MATERIAL	MFG. NAME OR SPECIFICATION	REV. NO.
		LIST OF MATERIALS			
UNLESS OTHERWISE SPECIFIED, THIS PRINT OR ANY INFORMATION CONTAINED HEREIN OR MANUFACTURE OF ANY ARTICLE HEREFROM, FOR WHICH THIS DRAWING IS MADE, IS THE PROPERTY OF X COMPUTER HARDWARE INC. AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION FROM COMPUTER HARDWARE INC.					
DATE	DESIGNED BY	DRAWN BY	CHECKED BY	APPROVED BY	REV. NO.
2/11	2/11	KJE	TRAVIS	SC	1
DATE	DESIGNED BY	DRAWN BY	CHECKED BY	APPROVED BY	REV. NO.
PANEL, FRONT, 000 THRU 500 PORTION - 2.130					
X COMPUTER HARDWARE INC.					



CABLE	PART NO.
A	CC-2457-3
B	CC-2457-5
C	CC-2457-7
D	CC-2457-9



POWER DISTRIBUTION

TO LAMP SUPPLY. SEE WIRING DIAGRAM WC-2291.

TO +5VDC SUPPLY. SEE WIRING DIAGRAM WC-2291.

TO OPTIONAL '900" PANEL

TO OPTIONAL '800" PANEL

TO OPTIONAL '700" PANEL

TO OPTIONAL '600" PANEL

TO LAMP SUPPLY. SEE WIRING DIAGRAM WC-2291.

TO +5VDC SUPPLY. SEE WIRING DIAGRAM WC-2291.

TO OPTIONAL '600" PANEL


2

3

4

4

SC 2111



'100' INDICATOR LOGIC

4

3

2

D

C

C

B

B

D


A

4

3


2

A



REAR, S100-S111

100" CONTROL LOGIC




D

C

B

'200' HEX DISPLAY LOGIC


400" & 500" BINARY DISPLAY BOARD COMMON SIGNALS



DATA REGISTER SELECT SWITCH TABLE

POSITION	FUNCTION	PHASE
1	EXT	B
2	XR1	9
3	XR2	10
4	XR3	11
5	XR4	12
6	XR5	13
7	XR6	14
8	BUS	1
9	DSR	D

500" BINARY DISPLAY BOARD



100" BINARY DISPLAY BOARD

500" BINARY DISPLAY BOARD

1000 BIT BINARY DISPLAY BOARD

500 BIT BINARY DISPLAY BOARD

1000 BIT BINARY DISPLAY BOARD

500 BIT BINARY DISPLAY BOARD

1000 BIT BINARY DISPLAY BOARD

500 BIT BINARY DISPLAY BOARD

1000 BIT BINARY DISPLAY BOARD

500 BIT BINARY DISPLAY BOARD

1000 BIT BINARY DISPLAY BOARD

500 BIT BINARY DISPLAY BOARD

1000 BIT BINARY DISPLAY BOARD

500 BIT BINARY DISPLAY BOARD

1000 BIT BINARY DISPLAY BOARD

500 BIT BINARY DISPLAY BOARD

1000 BIT BINARY DISPLAY BOARD

500 BIT BINARY DISPLAY BOARD

1000 BIT BINARY DISPLAY BOARD

500 BIT BINARY DISPLAY BOARD

1000 BIT BINARY DISPLAY BOARD

500 BIT BINARY DISPLAY BOARD

1000 BIT BINARY DISPLAY BOARD

500 BIT BINARY DISPLAY BOARD

1000 BIT BINARY DISPLAY BOARD


500 BIT BINARY DISPLAY BOARD

1000 BIT BINARY DISPLAY BOARD


500 BIT BINARY DISPLAY BOARD

"500" BINARY DISPLAY BOARD

"400" BINARY DISPLAY BOARD




500" BINARY DISPLAY BOARD




4 3 2 1 A B C D

AC & DC POWER DISTRIBUTION



NO.	DESCRIPTION	QTY.	REMARKS
1	RESISTOR 100 OHM	10	
2	RESISTOR 1000 OHM	5	
3	RESISTOR 100K OHM	3	
4	RESISTOR 10000 OHM	2	
5	RESISTOR 100000 OHM	1	
6	CAPACITOR 100 PF	10	
7	CAPACITOR 1000 PF	5	
8	CAPACITOR 10000 PF	3	
9	CAPACITOR 100000 PF	2	
10	IC 741	1	
11	IC 742	1	
12	IC 743	1	
13	IC 744	1	
14	IC 745	1	
15	IC 746	1	
16	IC 747	1	
17	IC 748	1	
18	IC 749	1	
19	IC 750	1	
20	IC 751	1	
21	IC 752	1	
22	IC 753	1	
23	IC 754	1	
24	IC 755	1	
25	IC 756	1	
26	IC 757	1	
27	IC 758	1	
28	IC 759	1	
29	IC 760	1	
30	IC 761	1	
31	IC 762	1	
32	IC 763	1	
33	IC 764	1	
34	IC 765	1	
35	IC 766	1	
36	IC 767	1	
37	IC 768	1	
38	IC 769	1	
39	IC 770	1	
40	IC 771	1	
41	IC 772	1	
42	IC 773	1	
43	IC 774	1	
44	IC 775	1	
45	IC 776	1	
46	IC 777	1	
47	IC 778	1	
48	IC 779	1	
49	IC 780	1	
50	IC 781	1	
51	IC 782	1	
52	IC 783	1	
53	IC 784	1	
54	IC 785	1	
55	IC 786	1	
56	IC 787	1	
57	IC 788	1	
58	IC 789	1	
59	IC 790	1	
60	IC 791	1	
61	IC 792	1	
62	IC 793	1	
63	IC 794	1	
64	IC 795	1	
65	IC 796	1	
66	IC 797	1	
67	IC 798	1	
68	IC 799	1	
69	IC 800	1	


APPROVED BY: _____
 DATE: _____
 PROJECT NO: _____
 SHEET NO: _____




1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 45. 46. 47. 48. 49. 50. 51. 52. 53. 54. 55. 56. 57. 58. 59. 60. 61. 62. 63. 64. 65. 66. 67. 68. 69. 70. 71. 72. 73. 74. 75. 76. 77. 78. 79. 80. 81. 82. 83. 84. 85. 86. 87. 88. 89. 90. 91. 92. 93. 94. 95. 96. 97. 98. 99. 100.


1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 45. 46. 47. 48. 49. 50. 51. 52. 53. 54. 55. 56. 57. 58. 59. 60. 61. 62. 63. 64. 65. 66. 67. 68. 69. 70. 71. 72. 73. 74. 75. 76. 77. 78. 79. 80. 81. 82. 83. 84. 85. 86. 87. 88. 89. 90. 91. 92. 93. 94. 95. 96. 97. 98. 99. 100.

1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 45. 46. 47. 48. 49. 50. 51. 52. 53. 54. 55. 56. 57. 58. 59. 60. 61. 62. 63. 64. 65. 66. 67. 68. 69. 70. 71. 72. 73. 74. 75. 76. 77. 78. 79. 80. 81. 82. 83. 84. 85. 86. 87. 88. 89. 90. 91. 92. 93. 94. 95. 96. 97. 98. 99. 100.








1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 45. 46. 47. 48. 49. 50. 51. 52. 53. 54. 55. 56. 57. 58. 59. 60. 61. 62. 63. 64. 65. 66. 67. 68. 69. 70. 71. 72. 73. 74. 75. 76. 77. 78. 79. 80. 81. 82. 83. 84. 85. 86. 87. 88. 89. 90. 91. 92. 93. 94. 95. 96. 97. 98. 99. 100.







- NOTES:
1. ALL VDC & AC - 16AWG TYP
 2. ALL OTHER WIRING 20AWG TYP EXCEPT CONSOLE INTERRUPT (26AWG)
 3. N-SOLID JUMPERBACK
 4. ALL HI-SIDES & THEIR RETURNS ARE TYP EXCEPT +5 CPU & +5 CPU RTN.
 5. * - DOUBLE TYP.
 6. Δ COVER LEADS WITH SLEEVING.

| REV. NO. | DATE | DESCRIPTION | BY | CHKD. |
|----------|----------|--|------|-------|
| 1 | 12-17-73 | ISSUED FOR PRODUCTION | W.D. | W.D. |
| 2 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 3 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 4 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 5 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 6 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 7 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 8 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 9 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 10 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 11 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 12 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 13 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 14 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 15 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 16 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 17 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 18 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 19 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 20 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 21 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 22 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 23 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 24 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 25 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 26 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 27 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 28 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 29 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 30 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 31 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 32 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 33 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 34 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 35 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 36 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 37 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 38 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 39 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 40 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 41 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 42 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 43 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 44 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 45 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 46 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 47 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 48 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 49 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 50 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 51 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 52 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 53 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 54 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 55 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 56 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 57 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 58 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 59 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 60 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 61 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 62 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 63 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 64 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 65 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 66 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 67 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 68 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 69 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 70 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 71 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 72 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 73 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 74 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 75 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 76 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 77 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 78 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 79 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 80 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 81 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 82 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 83 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 84 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 85 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 86 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 87 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 88 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 89 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 90 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 91 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 92 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 93 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 94 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |
| 95 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO MEMORY CAGE | W.D. | W.D. |
| 96 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CPU CAGE | W.D. | W.D. |
| 97 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO I/O CAGE | W.D. | W.D. |
| 98 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO CONSOLE INTERRUPT | W.D. | W.D. |
| 99 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO FRONT PANEL | W.D. | W.D. |
| 100 | 1-10-74 | REVISED TO ADD 1000μF CAPACITOR TO AC DIST. BOX | W.D. | W.D. |





NOTES:
1. THIS DRAWING USED IN CONJUNCTION WITH AG-2350.



| REV. | DATE | BY | CHKD. | DESCRIPTION |
|------|------|----|-------|-------------|
| 1 | | | | |

| PART OR FIG. NUMBER | QUANTITY | DESCRIPTION | UNIT OF MEASURE | REF. NO. |
|---------------------|----------|------------------|-----------------|----------|
| AC-2279 | 1 | AC POWER CONTROL | PCB | |

| LIST OF MATERIALS | QTY | DESCRIPTION |
|-------------------|-----|-------------|
| 78L02C | 1 | REGULATOR |
| 500 OHM | 1 | RESISTOR |
| 20 AWG T/P | 1 | FUSE |
| 20 AWG | 1 | WIRE |

| UNLESS OTHERWISE SPECIFIED | USE THE FOLLOWING DIMENSIONS |
|----------------------------|------------------------------|
| ALL DIMENSIONS | IN MILLIMETERS |
| ALL DIMENSIONS | UNLESS OTHERWISE SPECIFIED |
| ALL DIMENSIONS | UNLESS OTHERWISE SPECIFIED |
| ALL DIMENSIONS | UNLESS OTHERWISE SPECIFIED |

| CONFIGURATION TABLE | REV. | DATE | BY | CHKD. | DESCRIPTION |
|---------------------|------|------|----|-------|-------------|
| SC-2279 | 1 | | | | |
| SC-2275 | 1 | | | | |
| SC-2270 | 1 | | | | |

POWER SUPPLY, DC,
1442-2131

COMPUTER HARDWARE, INC.

D. WOODSON

LGW

SC


2277

NC2

TITLE

POWER SUPPLIES, NOMINAL 12-48VDC, 15-30W
 STANDARD POWER INC. SPS 15/30

X COMPUTER HARDWARE INC.



RECTIFIER RATINGS (SEE SHEET 2)

| | | |
|--------|------|------|
| 1N5391 | 50V | 1.5A |
| 1N5392 | 100V | 1.5A |
| 1N5401 | 100V | 3.0A |
| 1N5402 | 200V | 3.0A |

| | | |
|-----------|--------------|-----------|
| TYPE-SIZE | DWG. NO. | REV. L.T. |
| SA | 1826 | NC |
| | SHEET 1 OF 2 | |

TITLE

POWER SUPPLIES, NOMINAL 12-48VDC, 15-30W,
STANDARD POWER INC. SPS 15/30

 X COMPUTER HARDWARE INC.

TABLE OF UNIQUE COMPONENTS

| PART | 15-12 | 30-12 | 15-15 | 30-15 | 15-24/28 | 30-24/28 | 30-48 |
|--|-------------------|------------|-------------------|------------|-----------------------|------------|------------|
| C1 | 50UF/50V | | | | | | 50UF/75V |
| C2 | 1100UF/30V | 2900UF/30V | 1100UF/30V | 2900UF/30V | 650UF/50V | 1700UF/50V | 600UF/100V |
| C3A | .01UF/100V | | | 500PF/100V | | | — |
| C3B | — | | | | | | .01UF/100V |
| C4 | 250UF/15V | | | 200UF/20V | | 50UF/50V | 50UF/75V |
| D1, D2 | 1N5391 | | | | 1N5401 | | 1N5402 |
| D3, D4 | 1N5391 | | | | | | 1N5392 |
| Q2 | 2N3404 | | | | | | D33D29 |
| Q3, Q4 | 2N3416 | | | | | | D33D29 |
| R2 | 100Ω/2W | | | | 250Ω/2W | | 500Ω/2W |
| R3 | 1.2K | | 1.5K | 1.2K | 5.6K | | 10K |
| R4 | .33Ω/2W | | .56Ω/2W | .33Ω/2W | 1.2Ω/2W | .56Ω/2W | 1Ω/2W |
| R5 | 6.2K | | | | 1.2K | 12K | 43K |
| R6 | 1K | | | | 2.7K | | 5.1K |
| R7
(VALUES
FOR
D5
VOLTAGE) | 200Ω
5.9-6.09V | | 330Ω
5.9-6.09V | | 2K±1%
6.0-6.09V | | 8.06K±2% |
| | 180Ω
6.1-6.29V | | 300Ω
6.1-6.29V | | 1.91K±1%
6.1-6.19V | | |
| | | | 270Ω
6.3-6.49V | | 1.87K±1%
6.2-6.29V | | |
| R8 | 820K | | | | | | 1.5M |
| R9 | 200Ω±2% | | | 560Ω±2% | | | 1.13K±2% |
| R10 | 100Ω/2W | | | | 250Ω/2W | | 500Ω/2W |
| T1 P/N | 101148 | 101021 | 101176 | 101077 | 101172 | 101022 | 101092 |

NOTES:



1. ON P/N SPS-30-48, D5 IS SELECTED TO 5.9-6.49V.

2. RESISTORS ARE 1/2W UNLESS NOTED

3. SUFFIX "K" TO PART NUMBER DENOTES POWER SUPPLY
COMPONENTS ARE FASTENED WITH SCREWS (VS. RIVETS).


TYPE-SIZE

SA

DWG. NO.

1826

SHEET 2 OF 2




| MODEL | 40-15 | 40-12 |
|------------|-------|-------|
| D5 VOLTS | R7 | R7 |
| 5.9 - 6.09 | 330Ω | 200Ω |
| 6.1 - 6.29 | 300Ω | 180Ω |
| 6.3 - 6.49 | 270Ω | N/A |

NOTE:
1 ALL RESISTORS 1/2 W. UNLESS NOTED.

TITLE

POWER SUPPLY, 14-18VDC, 120W,
STANDARD POWER INC. SPS 120-15

COMPUTER HARDWARE INC.




NOTE:
1. ALL RESISTORS ARE 1/2 W UNLESS NOTED.

TITLE

POWER SUPPLY, 4.3-5.7VDC, 250W
STANDARD POWER INC. SPS 250-5

COMPUTER HARDWARE INC.



REGULATOR (SEE SHEET 2)

PASS TRANSISTOR ASSEMBLY

NOTE:

1. ALL RESISTORS .5W UNLESS NOTED.
2. SEPARATE REFERENCE DESIGNATIONS USED FOR OVP CIRCUIT (SHEET 3).

TYPE-SIZE

SA

DWG. NO.

2340

REV. LET.


NC

SHEET 1 OF 3

TITLE

POWER SUPPLY, 4.3-5.7VDC, 250W
STANDARD POWER SPS 250-5

COMPUTER HARDWARE INC.



REGULATOR CIRCUIT

| D5 | R13 |
|-------------|------|
| 5.9 - 6.09V | 82Ω |
| 6.1 - 6.29V | 100Ω |
| 6.3 - 6.49V | 120Ω |

CURRENT LIMIT


TITLE

POWER SUPPLY, 4.3-5.7VDC, 250W
STANDARD POWER INC. SPS 250-12



COMPUTER HARDWARE INC.


| | |
|-----------|------|
| D1 | R4 |
| 4.3V | 270Ω |
| 4.4-4.59V | 330Ω |
| 4.6-4.7V | 360Ω |



OVP-3 OVERVOLTAGE PROTECTION CIRCUIT

| | | |
|-----------|--------------|-----------|
| TYPE-SIZE | DWG. NO. | REV. LET. |
| SA | 2340 | |
| | SHEET 3 OF 3 | |

I/O CAGE



2

3


D

C


SC 2047

B

A



2 3



2

3

4

2

3

4

0-11

